SSD1675

Product Preview

160 Source x 296 Gate Red/Black/White Active Matrix EPD Display Driver with Controller

This document contains information on a product under development. Solomon Systech reserves the right to change or discontinue this product without notice.



Appendix: IC Revision history of SSD1675 Specification

Version	Change Items	Effective Date
0.10	1 st Release	04-May-16
0.11	- Added timing diagram for SPI3 read operation	03-Aug-16
	- Added Die tray information	
	- Added deep sleep current mode 1/2	

CONTENTS

1	GI	ENERAL DESCRIPTION	5
2	FE	EATURES	5
3	O	RDERING INFORMATION	6
4	BL	LOCK DIAGRAM	6
5	PI	IN DESCRIPTION	7
6	FL	JNCTIONAL BLOCK DESCRIPTION	
	6.1	MCU INTERFACE	10
	6.1.1	MCU INTERFACE SELECTION	10
	6.1.2	2 MCU Serial Interface (4-wire SPI)	10
	6.1.3		
	6.2	RAM	12
	6.3	Oscillator	13
	6.4	BOOSTER & REGULATOR	13
	6.5	VCOM Sensing	13
	6.6	GATE WAVEFORM, PROGRAMMABLE SOURCE AND VCOM WAVEFORM	14
	6.7	WAVEFORM SETTING	15
	6.8	OTP	16
	6.8.1	THE OTP INFORMATION	16
	6.8.2	2 THE OTP CONTENT AND ADDRESS MAPPING	16
	6.9	TEMPERATURE SEARCHING MECHANISM	17
	6.10	External Temperature Sensor I2C Single Master Interface	18
	6.11	Cascade Mode	18
	6.12	VCI DETECTION	18
	6.13	HV READY DETECTION	18
7	CC	OMMAND TABLE	19
8	СС	OMMAND DESCRIPTION	
	8.1	Driver Output Control (01h)	32
	8.2	GATE SCAN START POSITION (OFH)	34
	8.3	DATA ENTRY MODE SETTING (11H)	35
	8.4	SET RAM X - Address Start / End Position (44h)	36
	8.5	SET RAM Y - Address Start / End Position (45h)	36
	8.6	Set RAM Address Counter (4EH-4FH)	36
9	ΤY	YPICAL OPERATING SEQUENCE	37
	9.1	Normal Display	37
	9.2	VCOM OTP Program	
	9.3	WS OTP PROGRAM	
1()	ABSOLUTE MAXIMUM RATING	40
11	L	ELECTRICAL CHARACTERISTICS	40
12	2	AC CHARACTERISTICS	
	12.1	OSCILLATOR FREQUENCY	42
	12.2	Serial Peripheral Interface	42
13	3	PACKAGE INFORMATION	

TABLES

TABLE 3-1 : ORDERING INFORMATION	6
TABLE 5-1 : MCU INTERFACE SELECTION	8
TABLE 6-1 : INTERFACE PINS ASSIGNMENT UNDER DIFFERENT MCU INTERFACE	
TABLE 6-2 : CONTROL PINS STATUS OF 4-WIRE SPI	10
TABLE 6-3 : CONTROL PINS STATUS OF 3-WIRE SPI	11
TABLE 6-4 : LUT MAPPING TO RAM CONTENT FOR MONO BLACK WHITE AND MONO RED	12
TABLE 6-5 : RAM ADDRESS MAP ACCORDING TO ABOVE CONDITION	12
TABLE 6-6 : VS [NX-LUTN] VALUE MAPPING TABLE	14
TABLE 7-1: COMMAND TABLE	19
TABLE 10-1 : MAXIMUM RATINGS	40
TABLE 11-1: DC CHARACTERISTICS	40
TABLE 11-2: REGULATORS CHARACTERISTICS	41
TABLE 12-1: OSCILLATOR FREQUENCY	42
TABLE 12-2 : SERIAL PERIPHERAL INTERFACE TIMING CHARACTERISTICS	42

FIGURES

FIGURE 4-1 : SSD1675 BLOCK DIAGRAM	6
FIGURE 6-1 : WRITE PROCEDURE IN 4-WIRE SPI MODE	
FIGURE 6-2 : READ PROCEDURE IN 4-WIRE SPI MODE	
FIGURE 6-3 : WRITE PROCEDURE IN 3-WIRE SPI	
FIGURE 6-4 : READ PROCEDURE IN 3-WIRE SPI MODE	
FIGURE 6-5 : GATE WAVEFORM AND PROGRAMMABLE SOURCE AND VCOM WAVEFORM II	LLUSTRATION
FIGURE 6-6 : VS[NX-LUT] AND TP[N] MAPPING IN LUT	
FIGURE 6-7 : THE WAVEFORM SETTING MAPPING IN OTP FOR WAVEFORM SETTING AND T	EMPERATURE
RANGE	
FIGURE 6-8 : WAVEFORM SETTING AND TEMPERATURE RANGE # MAPPING	
FIGURE 6-9 : EXAMPLE TEMPERATURE RANGE	
FIGURE 8-1: OUTPUT PIN ASSIGNMENT ON DIFFERENT SCAN MODE SETTING	
FIGURE 8-2: EXAMPLE OF SET DISPLAY START LINE WITH NO REMAPPING	
FIGURE 8-3: EXAMPLE OF SET DISPLAY START LINE WITH NO REMAPPING	
FIGURE 12-1: SPI TIMING DIAGRAM	
FIGURE 13-1 : SSD1675Z DIE TRAY INFORMATION	

1 General Description

The SSD1675 is an Active Matrix EPD Display Driver with Controller which can support Red/Black/White.

It consists of 160 source outputs, 296 gate outputs, 1 VCOM and 1 VBD for border that can support a maximum display resolution 160x296. In addition, the SSD1675 has a cascade mode that can support higher display resolution.

The SSD1675 embeds booster, regulators and oscillator. Data/Commands are sent from general MCU through the hardware selectable Serial peripheral.

2 Features

- Design for dot matrix type active matrix EPD display
- Support Red/Black/White mono color
- Resolution: 160 source outputs; 296 gate outputs; 1 VCOM; 1VBD for border
- Power supply:
 - VCI: 2.2 to 3.7V
 - VDDIO: Connect to VCI
 - VDD: 1.8V, regulate from VCI supply
- On chip display RAM
- Mono B/W: 160x296 bits
- Mono Red: 160x296 bits
- On-chip booster and regulator for generating VCOM, Gate and Source driving voltage
- Gate driving output voltage:
- 2 levels output (VGH, VGL)
- Max 42Vp-p
- VGH: 10V to 21V; VGL: -VGH
- Voltage adjustment step: 500mV
- Source / VBD driving output voltage:
- 4 levels output (VSH1, VSS, VSL, and VSH2)
 - VSH1/VSH2: 2.4V to 18V (Voltage step: 100mV for 2.4V to 8.8V, 200mV for 8.8V to 18V.)
 - VSL: -9V to -18V (Voltage step: 500mV)

VCOM output voltage

DCVCOM	ACVCOM
-3V to -0.2V in 100mV resolution	 3 levels output VSH1+DCVCOM
	> DCVCOM
	> VSL+DCVCOM

- Built in VCOM sensing
- On-chip oscillator
 - Programmable output waveform for different types of EPD display:
 - 28 phases (4 phases/group, 7 groups with repeat function)
 - 1 to 256 times for repeat count
 - Max. 255 frame/phase
 - On-chip OTP can store LUT (max. 25 sets), including (LUT, gate/source voltage, frame rate and Temperature Range), VCOM value and waveform version ID
 - Adjustable frame rate from 15Hz to 200Hz
 - Low voltage detect for supply voltage
 - High voltage ready detect for driving voltage
 - Read OTP function
 - Auto write RAM command for regular pattern
 - I2C Single Master Interface to read external temperature sensor reading.
 - Cascade mode to support higher display resolution.
 - MCU interface: Serial peripheral
 - Maximum SPI write speed 20MHz
 - Available in COG package

3 ORDERING INFORMATION

Ordering Part Number	Package Form	Remark	
SSD1675Z	Gold Bump Die	Bump Face Up On Waffle pack Die thickness: 300um Bump height: 12um	

Table 3-1 : Ordering Information

4 Block Diagram




Figure 4-1 : SSD1675 Block Diagram

5 PIN DESCRIPTION

Key: I = Input, O =Output, IO = Bi-directional (input/output), P = Power pin, C = Capacitor Pin NC = Not Connected, Pull L =connect to V_{SS}, Pull H = connect to V_{DDIO}

			Function	Description	When not in use
Input pow	er				
VCI	Р	Power Supply	Power Supply	Power input pin for the chip.	-
VCIA	Ρ	Power Supply	Power Supply	Power input pin for the chip. - Connect to VCI in the application circuit.	-
VDDIO	P	Power Supply	Power for interface logic pins	Power input pin for the Interface Connect to VCI in the application circuit.	-
VDD	Ρ	Capacitor	Regulator output	 Core logic power pin VDD can be regulated internally from VCI. For the single chip application, a capacitor should be connected between VDD and VSS under all circumstances. For the cascade mode application, a capacitor should be connected between VDD and VSS in the master chip under all circumstances. For the slave chip, the capacitor is not necessary as VDD will be supplied from the cascade master chip externally. 	-
EXTVDD	I	VDDIO/ VSS	Regulator bypass	 This pin is VDD regulator bypass pin. For the single chip application, EXTVDD should be connected to VSS in the application circuit. For the cascade mode application, EXTVDD of the master chip should be connected to VSS while EXTVDD of the slave chip should be connected to VDDIO in the application circuit. 	-
VSS	P	VSS	GND	Ground (Digital).	-
VSSA	Ρ	VSS	GND	Ground (Analog) - Connect to VSS in the application circuit.	
VSSBG	Ρ	VSS	GND	Ground (Reference) pin. - Connect to VSS in the application circuit.	
VSSGS	P	VSS	GND	Ground (Output) pin Connect to VSS in the application circuit.	-
VPP	P	Power Supply	OTP power	Power Supply for OTP Programming.	Open
Digital I/O	L	<u> </u>	<u> </u>	l	1
SCL	I	MPU	Data Bus	Serial clock pin for interface: Refer to Session 6.1 - MCU Interface.	
SDA	I/O	MPU	Data Bus	Serial data pin for interface: Refer to Session 6.1 - MCU Interface.	
CS#	I	MPU	Logic Control	This pin is the chip select input connecting to the MCU.	
D/C#	I	MPU	Logic Control	Refer to Session 6.1 - MCU Interface. This pin is Data/Command control pin connecting to the MCU. Refer to Session 6.1- MCU Interface.	
RES#	I	MPU	System Reset	This pin is reset signal input. Active Low.	-

Rev 0.11

Pin name	Туре	Connect to	Function	•	When not in use
BUSY	0	MPU	Device Busy Signal	This pin is Busy state output pin When Busy is High, the operation of the chip should not be interrupted, and command should not be sent. For example., The chip would put Busy pin High when - Outputting display waveform; or - Programming with OTP - Communicating with digital temperature sensor In the cascade mode, the BUSY pin of the slave chip should be left open.	Open
M/S#	I		Cascade Mode Selection	 This pin is Master and Slave selection pin. For the single chip application, the M/S# pin should be connected to VDDIO. In the cascade mode: For Master Chip, the M/S# pin should be connected to VDDIO. For Slave Chip, the M/S# pin should be connected to VSS. The oscillator, booster and regulator circuits of the slave chip will be disabled. The corresponding pins including CL, VDD, VDDIO, VGH, VGL, VSH1, VSH2, VSL and VCOM must be connected to the master chip. 	-
CL	I/O	NC	Clock signal		Open
BS1	I		MCU Interface Mode Selection	This pin is for selecting 3-wire or 4-wire SPI bus.Table 5-1 : MCU interface selectionBS1MCU InterfaceL4-wire SPIH3-wire SPI(9 bits SPI)	-
TSDA	I/O	Temperature sensor SDA		This pin is I ² C Interface to digital temperature sensor Data pin. External pull up resistor is required when connecting to I ² C slave.	Open
TSCL	0		Interface to Digital Temp. Sensor	This pin is I ² C Interface to digital temperature sensor Clock pin. External pull up resistor is required when connecting to I ² C slave.	Open
Analog Pi	n		-		•
GDR	0	POWER MOSFET Driver Control	VGH, VGL Generation	N-Channel MOSFET gate drive control pin.	-
RESE		Booster Control Input		Current sense input pin for the control Loop.	-
VGH	С	Stabilizing capacitor		Positive Gate driving voltage. Connect a stabilizing capacitor between VGH and VSS in the application circuit.	-
VGL	С	Stabilizing capacitor		This pin is Negative Gate driving voltage. Connect a stabilizing capacitor between VGL and VSS in the application circuit.	-

Pin name	Туре	Connect to	Function	Description	When not in use
VSH1	С	Stabilizing capacitor	VSH1, VSH2, VSL Generation	This pin is Positive Source driving voltage, VSH1 Connect a stabilizing capacitor between VSH1 and VSS in the application circuit.	-
VSH2	С	Stabilizing capacitor		This pin is Positive Source driving voltage, VSH2 Connect a stabilizing capacitor between VSH2 and VSS in the application circuit.	
VSL	C Stabilizing capacitor This pin is Negative Source driving voltage. C Stabilizing capacitor Connect a stabilizing capacitor between VSL and VSS in the application circuit.		-		
VCOM	С	Panel/ Stabilizing capacitor	VCOM Generation	These pins are VCOM driving voltage	
Panel Driv	ing				
S [159:0]	0	Panel	Source driving signal	Source output pin.	Open
G [295:0]	0	Panel	Gate driving signal	Gate output pin.	Open
VBD	0	Panel	Border driving signal	Border output pin.	Open
Others					
NC	NC	NC	Not Connected	Keep open. Don't connect with other NC pins.	Open
RSV	NC	NC	Reserved	This is a reserved pin, keep floating	Open
TPA, TPB, TPC, TPD, TPF, FB	NC	NC	Reserved for Testing	Reserved pins. - Keep open. - Don't connect to other NC pins and test pins including TPA, TPB, TPC, TPD, TPE, TPF and FB.	Open
TIN	1	NC	Reserved for Testing	Reserved pins. - Keep open.	Open
TPE	0	NC			Open

6 Functional Block Description

6.1 MCU Interface

6.1.1 MCU Interface selection

The SSD1675 can support 3-wire/4-wire serial peripheral. In the SSD1675, the MCU interface is pin selectable by BS1 shown in Table 6-1.

Note

 $^{(1)}$ L is connected to $V_{\mbox{\scriptsize SS}}$

 $^{(2)}$ H is connected to V_{DDIO}

Table 6-1 : Interface pins assignment under different MCU interface

			Pin Na	ame		
MCU Interface	BS1	RES#	CS#	D/C#	SCL	SDA
4-wire serial peripheral interface (SPI)	Connect to VSS	Required	Required	Required	SCL	SDA
3-wire serial peripheral interface (SPI) – 9 bits SPI	Connect to VDDIO	Required	Required	Connect to VSS	SCL	SDA

6.1.2 MCU Serial Interface (4-wire SPI)

The 4-wire SPI consists of serial clock SCL, serial data SDA, D/C# and CS#. The control pins status in 4-wire SPI in writing command/data is shown in Table 6-2 and the write procedure 4-wire SPI is shown in Table 6-2

Table 6-2 : Control pins status of 4-wire SPI

Function	SCL pin	SDA pin	D/C# pin	CS# pin
Write command	↑	Command bit	L	L
Write data	↑	Data bit	Н	L

Note:

- (1) L is connected to V_{SS} and H is connected to V_{DDIO}
- (2) ↑ stands for rising edge of signal
- (3) SDA(Write Mode) is shifted into an 8-bit shift register on every rising edge of SCL in the order of D7, D6, ... D0. The level of D/C# should be kept over the whole byte. The data byte in the shift register is written to the Graphic Display Data RAM (RAM)/Data Byte register or command Byte register according to D/C# pin.




Figure 6-1 : Write procedure in 4-wire SPI mode




Figure 6-2 : Read procedure in 4-wire SPI mode

6.1.3 MCU Serial Peripheral Interface (3-wire SPI)

The 3-wire SPI consists of serial clock SCL, serial data SDA and CS#. The operation is similar to 4-wire SPI while D/C# pin is not used and it must be tied to LOW. The control pins status in 3-wire SPI is shown in Table 6-3.

In the write operation, a 9-bit data will be shifted into the shift register on every clock rising edge. The bit shifting sequence is D/C# bit, D7 bit, D6 bit to D0 bit. The first bit is D/C# bit which determines the following byte is command or data. When D/C# bit is 0, the following byte is command. When D/C# bit is 1, the following byte is data. Table 6-3 shows the write procedure in 3-wire SPI

Table 6-3 : Control pins status of 3-wire SPI

Function	SCLK pin	SDA pin	D/C# pin	CS# pin
Write command	↑	Command bit	Tie LOW	L
Write data	↑	Data bit	Tie LOW	L

Note:

L is connected to V_{SS} and H is connected to V_{DDIO}
 ↑ stands for rising edge of signal




Figure 6-3 : Write procedure in 3-wire SPI

In the read operation (Register 0x1B, 0x27, 0x2D, 0x2F). SDA data are transferred in the unit of 9 bits. After CS# pull low, the first byte is command byte, the D/C# bit is as 0 and following with the register byte. After command byte send, the following byte(s) are data byte(s), with D/C# bit is 1. After D/C# bit sending from MCU, an 8-bit data will be shifted out on every clock falling edge. The serial data SDA bit shifting sequence is D7, D6, to D0 bit. Figure 6-4 shows the read procedure in 3-wire SPI.




Figure 6-4 : Read procedure in 3-wire SPI mode

6.2 RAM

The On chip display RAM is holding the image data. 1 set of RAM is built for Mono B/W. The RAM size is 160x296 bits.

1 set of RAM is built for Mono Red. The RAM size is 160x296 bits.

R	B/W	LUT
0	0	LUT 0
0	1	LUT 1
1	0	LUT 2
1	1	LUT 3

In order to write the image data into the display RAM, it is necessary to define the Data Entry Mode Setting (Command 0x11h), the Driver Output Control (Command 0x01h) and the Gate Scan Start Position (Command 0x0Fh). The following is an example to show how to set these commands. And, Table 6-5 is the corresponding RAM address mapping of these command settings.

• Command "Data Entry Mode Setting" R11h is set to:

Address Counter update in X direction	AM=0
X: Increment	ID[1:0] =11
Y: Increment	

<u>Command "Driver Output Control" R01h is set to:</u>

2	296 Mux	MUX = 127h
	Select G0 as 1 st gate	GD = 0
L	_eft and Right gate Interlaced	SM = 0
	Scan From G0 to G295	TB = 0

- Command "Gate Scan Start Position" R0Fh is set to:
 Set the Start Position of Gate = G0 SCN=0
- Then the data byte sequence: DB0, DB1, DB2 ... DB18 ... DB19, DB20 ... DB5919

Aug 16

Table 6-5 : RAM address map according to above condition

		S0	S1	S2	S3	S4	S5	S6	S7			S152	S153	S154	S155	S156	S157	S158	S159
					0	Dh									1	3h			
G0	00h	DB0 [7]	DB0 [6]	DB0 [5]	DB0 [4]	DB0 [3]	DB0 [2]	DB0 [1]	DB0 [0]			DB19 [7]	DB19 [6]	DB19 [5]	DB19 [4]	DB19 [3]	DB19 [2]	DB19 [1]	DB19 [0]
G1	01h	DB20 [7]	DB20 [6]	DB20 [5]	DB20 [4]	DB20 [3]	DB20 [2]	DB20 [1]	DB20 [0]			DB39 [7]	DB39 [6]	DB39 [5]	DB39 [4]	DB39 [3]	DB39 [2]	DB39 [1]	DB39 [0]
											\rightarrow								
):	\rightarrow								
											\rightarrow								
G294	126h	DB5880 [7]	DB5880 [6]	DB5880 [5]	DB5880 [4]	DB5880 [3]	DB5880 [2]	DB5880 [1]	DB5880 [0]			DB5899 [7]	DB5899 [6]	DB5899 [5]	DB5899 [4]	DB5899 [3]	DB5899 [2]	DB5899 [1]	DB5899 [0]
G295	127h	DB5900 [7]	DB5900 [6]	DB5900 [5]	DB5900 [4]	DB5900 [3]	DB5900 [2]	DB5900 [1]	DB5900 [0]			DB5919 [7]	DB5919 [6]	DB5919 [5]	DB5919 [4]	DB5919 [3]	DB5919 [2]	DB5919 [1]	DB5919 [0]
GATE	Y-ADDF																		


SSD1675

6.3 Oscillator

The oscillator module generates the clock reference for waveform timing and analog operations.

6.4 Booster & Regulator

A voltage generation system is included in the driver. It provides all necessary driving voltages required for an AMEPD panel including VGH, VGL, VSH1, VSH2, VSL and VCOM. External application circuit is needed to make the on-chip booster & regulator circuit work properly.



6.5 VCOM Sensing

This functional block provides the scheme to select the optimal VCOM DC level. The sensed value can be programmed into OTP.

The flow of VCOM sensing:

- Active Gate is scanning during the VCOM sense Period.
- Source are VSS.
- VCOM pin used for sensing.
- During Sensing period, BUSY is high.
- After Sensing, Active Gate return to non-select stage.

6.6 Gate waveform, Programmable Source and VCOM waveform

- There are 7 groups, each group contains 4 phases, totally 28 phases for programmable Source waveform with different phase length.
 - The phase length of LUT0~LUT4 is defined as TP[nX]
 - The range of TP[nX] is from 0 to 255.
 - n represents the Group number from 0 to 6; X represents the sub-group number from A to D.
 - > TP[nX] = 0 indicates phase skipped.
- The repeat count of group is defined as RP[n], which is used for the count of repeating TP[nA], TP[nB], TP[nC] and TP[nD];
 - The range of RP[n] is from 0 to 255.
 - n represents the Group number from 0 to 6;
 - > RP[n] = 0 indicates run time =1,
- Source/VCOM Voltage Level: VS [nX-LUT] is constant in each phase.
- VS [nX-LUTn] indicates the voltage in phase n for transition LUT.
 - > 00 VSS
 - ➤ 01 VSH1
 - ➤ 10 VSL
 - ➤ 11 VSH2

Table 6-6 : VS [nX-LUTn] value mapping table

LUT0	В	00 – VSS, 01 – VSH1, 10 – VSL, 11-VSH2
LUT1	W	00 – VSS, 01 – VSH1, 10 – VSL, 11-VSH2
LUT2	R	00 – VSS, 01 – VSH1, 10 – VSL, 11-VSH2
LUT3	R	Assign as the same as LUT2
LUT4	VCOM	00 – DCVCOM, 01 – VSH1+DCVCOM, 10 – VSL+ DCVCOM

VS [nX-LUT], TP[nX], RP[n], VSH , VSL are stored in waveform lookup table register [LUT].




Figure 6-5 : Gate waveform and Programmable Source and VCOM waveform illustration

6.7 Waveform Setting

WAVEFORM SETTING (WS) contains 70bytes, which define the display driving waveform settings. They are arranged in following format figure shown

			D4	D2	D2	D1	DO				
		D5	D4	D3	D2	D1	D0				
0	VS[0A-L0]	VS[0			C-L0]		D-L0]				
1	VS[1A-L0]	VS[1B-L0]		_	C-L0]	VS[1D-L0]					
2	VS[2A-L0]		B-L0]		C-L0]		D-L0]				
3	VS[3A-L0]	VS[3			C-L0]		D-L0]				
4	VS[4A-L0]	VS[4			C-L0]		D-L0]				
5	VS[5A-L0]		B-L0]		C-L0]		D-L0]				
6	VS[6A-L0]	VS[6			C-L0]		D-L0]				
7	VS[0A-L1]	VS[0	B-L1]	VS[0	C-L1]	VS[0	D-L1]				
31	VS[3A-L4]	VS[3	B-L4]	VS[3	C-L4]	VS[3	D-L4]				
32	VS[4A-L4]	VS[4	B-L4]	VS[4	C-L4]	VS[4	D-L4]				
33	VS[5A-L4]		B-L4]		C-L4]		D-L4]				
34	VS[6A-L4]	VS[6	B-L4]	VS[6	C-L4]	VS[6	D-L4]				
35			TP	[0A]							
36			TP	[0B]							
37	TP[0C]										
38	TP[0D]										
39	RP[0]										
40				[1A]							
41				[1B]							
42				[1C]							
43				1D]							
44											
65			TP	[6A]							
66				[6B]							
67				[6C]							
68											
69	TP[6D] RP[6]										
70											
70											
72	VSH1 VSH2										
72	VSHZ										
74		Frame 1									
75			Frar	ne 2							

Figure 6-6 : VS[nX-LUT] and TP[n] mapping in LUT

WS can be accessed by MCU interface or loaded from OTP.

5 registers are involved to set WS from MCU interface

- WS byte 0~69, the content of VS [n-XY], TP [n#], RP[n], are the parameter belonging to Register 0x32
- WS byte 70, the content of gate level, is the parameter belonging to Register 0x03.
- WS byte 71~73, the content of source level, is the parameter belonging to Register 0x04.
- WS byte 74, the content of dummy line, is the parameter belonging to Register 0x3A.
- WS byte 75, the content of gate line width, is the parameter belonging to Register 0x3B.

6.8 OTP 6.8.1 The OTP information

The OTP is the non-volatile memory and stored the information of:

- 25 set of WAVEFORM SETTING (WS).
- 25 set of TEMPERATURE RANGE (TR). which consist of
- Low limit (TEMP [m-L]) and High limit (TEMP [m-H]) for each set of WS#.
- VCOM value
- Waveform version ID

Remark:

- WS [m] means the waveform setting of temperature set m, the configuration are same as the definition in LUT. The corresponding low temperature range of WS[m] defined as TEMP [m-L] and high range defined as TEMP [m-H]
- Load WS [m] from OTP for LUT if Temp [m-L] < Temperature Register <= Temp [m-H]

6.8.2 The OTP content and address mapping

The mapping table of OTP for waveform setting and temperature range is shown in Figure 6-7 :

	D7	D6	D5	D4	D3	D2	D1	D0	1		
0									1		
	WS 0										
75											
76											
				W	'S 1						
151											
152											
				W	'S 2						
227											
228											
				W	'S 3						
303											
1748]		
				W	S 23						
1823											
1824											
		WS 24									
1899									ļ,		
1900				temp	_L[7:0]						
1901		temp_	H[3:0]			temp_	L[11:8]		TR0		
1902				temp_	H[11:4]						
1903											
1904				Т	R1						
1905											
1906				_							
1907				Т	R2						
1908											
1909				-	-						
1910				I	R3						
1911											
1912				-	54						
1913				Т	R4						
1914											
4000											
1969					200						
1970				11	R23						
1971											
1972					201						
1973				П	R24						
1974											

Figure 6-7 : The Waveform setting mapping in OTP for waveform setting and temperature range

6.9 Temperature Searching Mechanism

Legend:	
WS#	Waveform Setting no. #
TR#	Temperature Range no. #
LUT	560 bit register storing the waveform setting (volatile)
Temperature register	12bit Register storing reading from temperature sensor (volatile)
ΟΤΡ	A non-volatile storing 25 sets of waveform setting and 25 set of temperature range
WS_sel_ address	an address pointer indicating the selected WS#

OTP (non-volatile)	
WS0	TR0
WS1	TR1
WS2	TR2
WS3	TR3
WS23	TR23
WS24	TR24

Figure 6-8 : Waveform Setting and Temperature Range # mapping

IC implementation requirement

- 1 Compare temperature register from **TR0 to TR24**, in sequence. **The last match will be recorded**
 - i.e. If the temperature register fall in both TR3 and TR5. WS5 will be selected
- 2 There is no restriction on the sequence of TR0, TR2.... TR24

Example Temperature Range assignment

Waveform setting	Temperature range	Lower Limit [Hex]	Upper Limit[Hex]
WS0	-128 DegC < Temperature <= 5 DegC	800	050
WS1	5 DegC < Temperature <= 10DegC	050	0A0
WS2	10 DegC < Temperature <= 15DegC	0A0	0F0
WS3	15 DegC < Temperature <= 20DegC	0F0	140
WS4	20 DegC < Temperature <= 25DegC	140	190
WS5	25 DegC < Temperature <= 30DegC	190	1E0
WS6	30 DegC < Temperature <= 35DegC	1E0	230
WS7	35 DegC < Temperature <= 127.9DegC	230	7FF
Others		000	000

Figure 6-9 : Example Temperature Range

User application

- 1 If temperature is 5 DegC, WS0 is selected
- 2 If temperature is 23 DegC, WS4 is selected
- 3 If temperature > 35 DegC, WS7 is selected

6.10 External Temperature Sensor I2C Single Master Interface

The chip provides two I/O lines [TSDA and TSCL] for connecting digital temperature sensor for temperature reading sensing.

TSDA will treat as SDA line and TSCL will treat as SCL line. They are required connecting with external pull-up resistor.

- 1. If the Temperature value MSByte bit D11 = 0, then
- the temperature is positive and value (DegC) = + (Temperature value) / 16
- 2. If the Temperature value MSByte bit D11 = 1, then

the temperature is negative and value (DegC) = - (2's complement of Temperature value) / 16

0111 1111 0000 7F0 2032 127 0111 1110 1110 7EE 2030 126.875 0111 1110 0010 7E2 2018 126.125 0111 1101 0000 7D0 2000 125 0001 1001 0000 190 400 25 0000 0000 0010 002 2 0.125 0000 0000 0000 000 0 0 1111 1111 1110 FFE -2 -0.125	 per en			
0111 111 0000 7F0 2032 127 0111 1110 1110 7EE 2030 126.875 0111 1110 0010 7E2 2018 126.125 0111 110 0000 7D0 2000 125 0111 101 0000 190 400 25 0000 0000 0010 002 2 0.125 0000 0000 0000 000 0 0 1111 111 1110 FFE -2 -0.125	12-bit binary	Hexadecimal	Decimal	Value
0111 1110 110 7EE 2030 126.875 0111 1110 0010 7E2 2018 126.125 0111 1101 0000 7D0 2000 125 0001 1001 0000 190 400 25 0000 0000 0010 002 2 0.125 0000 0000 0000 0 0 0 1111 1111 1110 FFE -2 -0.125	(2's complement)	Value	Value	[DegC]
0111 1110 0010 7E2 2018 126.125 0111 1101 0000 7D0 2000 125 0001 1001 0000 190 400 25 0000 0000 0010 002 2 0.125 0000 0000 0000 000 0 0 1111 1111 1110 FFE -2 -0.125	0111 1111 0000	7F0	2032	127
0111 1101 0000 7D0 2000 125 0001 1001 0000 190 400 25 0000 0000 0010 002 2 0.125 0000 0000 0000 000 0 0 1111 1111 1110 FFE -2 -0.125	0111 1110 1110	7EE	2030	126.875
0001 1001 0000 190 400 25 0000 0000 0010 002 2 0.125 0000 0000 0000 000 0 0 1111 1111 1110 FFE -2 -0.125	0111 1110 0010	7E2	2018	126.125
0000 0000 0010 002 2 0.125 0000 0000 0000 000 0 0 1111 1111 1110 FFE -2 -0.125	0111 1101 0000	7D0	2000	125
0000 0000 0000 000 0 0 1111 1111 1110 FFE -2 -0.125	0001 1001 0000	190	400	25
1111 1111 1110 FFE -2 -0.125	0000 0000 0010	002	2	0.125
	0000 0000 0000	000	0	0
1110 0111 0000 E70 -400 -25	1111 1111 1110	FFE	-2	-0.125
	1110 0111 0000	E70	-400	-25
1100 1001 0010 C92 -878 -54.875	1100 1001 0010	C92	-878	-54.875
1100 1001 0000 C90 -880 -55	1100 1001 0000	C90	-880	-55

6.11 Cascade Mode

The SSD1675 has a cascade mode that can cascade 2 chips to achieve the display resolution up to 320 (sources) x 296 (gates). The pin M/S# is used to configure the chip. When M/S# is connected to VDDIO, the chip is configured as a master chip. When M/S# is connected to VSS, the chip is configured as a slave chip.

When the chip is configured as a master chip, it will be the same as a single chip application, ie, all circuit blocks will be worked as usual. When the chip is configured as a slave chip, its oscillator and booster & regulator circuit will be disabled. The oscillator clock and all booster voltages will be come from the master chip. Therefore, the corresponding pins including CL, VDD, VGH, VGL, VSH1, VSH2, VSL, VGL and VCOM must be connected to the master chip.

6.12 VCI Detection

The VCI detection function is used to detect the VCI level when it is lower than Vlow, threshold voltage set by register.

In the SSD1675, there is a command to execute the VCI detection function. When the VCI detection command is issued, the VCI detection will be executed. During the detection period, BUSY output is at high level. BUSY output is at low level when the detection is completed. Then, user can issue the Status Bit Read command to check the status bit for the result of VCI, which 0 is normal, 1 is VCI<VIow.

6.13 HV Ready Detection

The HV Ready detection function is used to detect whether the analog block is ready.

In the SSD1675, there is a command to execute the HV Ready detection function. When the HV Ready detection command is issued, the HV Ready will be executed. During the detection period, BUSY output is at high level. BUSY output is at low level when the detection is completed. Then, user can issue the Status Bit Read command to check the status bit for the result of HV Ready, which 0 is normal, 1 indicate HV is not ready.

7 COMMAND TABLE

Table 7-1: Command Table

Com	man	d Tab	ble													
R/W#	D/C#	Hex	D7	D6	D5	D4	D3	D2	D1	D0	Command	Descripti	on			
0	0	01	0	0	0	0	0	0	0	1	Driver Output control	Gate setti	ng			
0	1		A ₇	A ₆	A ₅	A4	A ₃	A ₂	A ₁	A ₀		A[8:0]= 12	27h [POR]], 296 MU	Х	
0	1		0	0	0	0	0	0	0	A ₈		MUX Gate	e lines set	ting as (A	[8:0] + 1).	
0	1		0	0	0	0	0	B ₂	B ₁	B ₀		B[2:0] - 0				
0	•		0	U	U	U	U	02	D,	0		B[2:0] = 0 Gate scar			direction	
												Cuto sour	ining ocq			
												B[2]: GD				
												Selects th		out Gate		
												GD=0 [PC G0 is the		utout cho	nnel asta	
												output see				
												GD=1,		,-,-	_, _ , ,	
												G1 is the				
												output see	quence is	G1, G0, C	53, G2,	
												B[1]: SM				
												Change s	canning o	rder of ga	te driver.	
												SM=0 [PC	DR],			
												G0, G1, G interlaced		95 (left ar	nd right ga	ate
												SM=1,)			
												G0, G2, G	64G29	4, G1, G3	,G295	5
												B[0]: TB		from CO	to C205	
												TB = 0 [P0 TB = 1, so				
												10 = 1, 30		5255 10 0	0.	
			•		-	-		-								
0	0	03	0	0	0	0	0	0	1	1	Gate Driving voltage	Set Gate A[4:0] = 1				51
0	1		0	0	0	A4	A ₃	A ₂	A1	A ₀	Control	VGH setti				1
												A[4:0]	VGH	A[4:0]	VGH	1
												03h	10	0Fh	16	
												04h	10.5	10h	16.5	
												05h	11	11h	17	
												06h	11.5	12h	17.5	
												07h	12	13h	18	
												08h	12.5	14h	18.5	
												09h	13	15h	19	
												0Ah 0Rh	13.5	16h 17h	19.5	
												0Bh 0Ch	14 14.5	17h 18h	20 20.5	
												0Ch 0Dh	14.5	19h	20.5	
												0Dh 0Eh	15.5	Other	NA	
													10.0			1

	man				_	_	_	_						_
/W#	D/C#	Hex	D7	D6	D5	D4	D3	D2	D1	D0	Comm	nand		Description
0	0	04	0	0	0	0	0	1	0	0	Source	e Driving	voltage	Set Source driving voltage
0	1		A ₇	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀	Contro			A[7:0] = 41h [POR], VSH1 at 1
										-				B[7:0] = A8h [POR], VSH2 at 5
0	1		B ₇	B ₆	B ₅	B 4	B ₃	B ₂	B ₁	B ₀				C[7:0] = 32h [POR], VSL at -15
0	1		C ₇	C_6	C 5	C ₄	C ₃	C_2	C ₁	C_0				
4[7]	/B[7]	= 1						Αſ	7]/B[7	1 = 0)			C[7] = 0,
			/oltag		ttina	from	2 41/					e setting	from 9\/	VSL setting from -9V to -18
	.8V		onug		ung		2.7V		18V	0112	. vonag	e setting		
	B[7:0]	VSH	1/VSH2	A/F	8[7:0]	VSH1	/VSH2		A/B[7:0]	VS	H1/VSH2	A/B[7:0]	VSH1/VSH2	2 C[7:0] VSL
	3Eh		2.4		Fh		.7		23h		9	3Ch	14	
	BFh	_	2.5	_	0h		.8		24h		9.2	3Dh	14.2	1Ah9
	90h		2.6	В	1h	5	.9		25h		9.4	3Eh	14.4	1Ch -9.5
	91h	:	2.7	В	2h	(6		26h		9.6	3Fh	14.6	1Eh -10
	92h		2.8	_	3h	6			27h		9.8	40h	14.8	
	93h	_	2.9		4h	_	.2		28h		10	41h	15	
	94h		3		5h		.3		29h		10.2	42h	15.2	
	95h		3.1 3.2		6h		.4		2Ah	_	10.4	43h	15.4	24h -11.5
	96h 97h	-	3.2 3.3		7h 8h		.5 .6		2Bh 2Ch	_	10.6 10.8	44h 45h	15.6 15.8	26h
	98h		3.4	_	9h	6			2Dh		11	46h	10.0	28h
	99h		3.5		Ah	_	.8		2Eh		11.2	47h	16.2	2Ah -13
:	9Ah	:	3.6	В	Bh	6	.9		2Fh		11.4	48h	16.4	2Ch -13.5
9	9Bh	;	3.7	В	Ch		7		30h		11.6	49h	16.6	2Eh -14
	9Ch		3.8	_	Dh	7			31h		11.8	4Ah	16.8	
	9Dh	:	3.9		Eh		.2		32h		12	4Bh	17	30h -14.5
	9Eh		4	-	Fh		.3		33h	_	12.2	4Ch	17.2	
	9Fh A0h		4.1 4.2		0h :1h		.4 .5		34h 35h	+	12.4 12.6	4Dh 4Eh	17.4 17.6	34h -15.5
	40n 41h		4.2 4.3		2h		.5 .6		35h 36h		12.6	4En 4Fh	17.6	
	A2h		4.4		3h	7			37h		13	50h	18	
	A3h		4.5		:4h		.8		38h		13.2	Other	NA	
	۹4h		4.6	C	5h	7	.9		39h		13.4			
	۹5h		4.7		6h		3		3Ah		13.6			3Ch -17.5
	A6h		4.8		7h	8			3Bh		13.8			3Eh -18
	47h		4.9		8h		.2							Other NA
	A8h		5		9h		.3							1
	A9h		5.1		Ah		.4							
	Ah ABh		5.2 5.3		Bh Ch		.5 .6							
	ACh		5.3 5.4		Dh		.0 .7							
	\Dh		5.5		Eh		.8							
	\Eh	-	5.6		ther	N								

Com	mane	d Tab	ole									
	D/C#		D7	D6	D5	D4	D3	D2	D1	D0	Command	Description
0	0	0C	0	0	0	0	1	1	0	0	Booster Soft start	Booster Enable with Phase 1, Phase 2 and Phase 3
0	1		1	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀	Control	for soft start current and duration setting.
0	1		1	B ₆	B ₅	B4	B ₃	B ₂	B ₁	B ₀		A[7:0] -> Soft start setting for Phase1
0	1			C ₆	C ₅	C ₄	C ₃	C ₂	C ₁	C ₀		= 8Bh [POR] B[7:0] -> Soft start setting for Phase2
0	1		0	0	D ₅	D4	D ₃	D ₂	D1	D ₀		= 9Ch [POR]
0	1		0	0	D_5	D 4	D_3	D_2	D_1	D_0		C[7:0] -> Soft start setting for Phase3 = 96h [POR]
												D[7:0] -> Duration setting
												= 0Fh [POR]
												Bit Description of each byte:
												A[6:0] / B[6:0] / C[6:0]:
												Bit[6:4] Driving Strength Selection
												000 1(Weakest)
												001 2
												010 3
												011 4
												100 5
												101 6
												110 7
												111 8(Strongest)
												Bit[3:0] Min Off Time Setting of GDR [Time unit]
												0000 ~ NA
												~ NA 0011
												0100 2.6
												0101 3.2
												0110 3.9
												0111 4.6
												1000 5.4
												1001 6.3
												1010 7.3
												1011 8.4
												1100 9.8
												1101 11.5
												1110 13.8 1111 16.5
												6.0
												D[5:0]: duration setting of phase D[5:4]: duration setting of phase 3 D[3:2]: duration setting of phase 2 D[1:0]: duration setting of phase 1
												Bit[1:0] Duration of Phase [Approximation]
												00 10ms
												01 20ms
												10 30ms
												11 40ms

Com	man	d Tab	ole									
R/W#	D/C#	Hex	D7	D6	D5	D4	D3	D2	D1	D0	Command	Description
0	0	0F	0	0	0	0	1	1	1	1	Gate scan start position	Set the scanning start position of the gate
0	1		A ₇	A ₆	A ₅	A4	A ₃	A_2	A ₁	A ₀		driver. The valid range is from 0 to 295.
0	1		0	0	0	0	0	0	0	A ₈		A[8:0] = 000h [POR]
												When TB=0: SCN [8:0] = A[8:0]
												When TB=1: SCN [8:0] = 295 - A[8:0]
												[0.0] - 233 - A[0.0]
0	0	10	0	0	0	1	0	0	0	0	Deep Sleep mode	Deep Sleep mode Control:
0	1		0	0	0	0	0	0	A ₁	A ₀		A[1:0] : Description
												00 Normal Mode [POR]
												01 Enter Deep Sleep Mode 1
												11 Enter Deep Sleep Mode 2
												After this command initiated, the chip will
												enter Deep Sleep Mode, BUSY pad will
												keep output high. Remark:
												To Exit Deep Sleep mode, User required
												to send HWRESET to the driver
0	0	11	0	0	0	1	0	0	0	1	Data Entry mode	Define data entry sequence
0	1		0	0	0	0	0	A ₂	A ₁	A ₀	setting	A[2:0] = 011 [POR]
												A [1:0] = ID[1:0]
												Address automatic increment / decrement
												setting
												The setting of incrementing or decrementing of the address counter can
												be made independently in each upper and
												lower bit of the address.
												00 –Y decrement, X decrement,
												01 –Y decrement, X increment, 10 –Y increment, X decrement,
												11 –Y increment, X increment [POR]
												A[2] = AM
												Set the direction in which the address
												counter is updated automatically after data are written to the RAM.
												AM= 0, the address counter is updated in
												the X direction. [POR]
												AM = 1, the address counter is updated in the Y direction.
0	0	12	0	0	0	1	0	0	1	0		It reacts the commands and personators to
0	U	12	0	0	0	1	0	0	1	0	SW RESET	It resets the commands and parameters to their S/W Reset default values except
												R10h-Deep Sleep Mode
												During operation, BUSY pad will output
												high.
												Note: RAM are unaffected by this
												command.

Com	mano	d Tab	ole									
R/W#	D/C#	Hex	D7	D6	D5	D4	D3	D2	D1	D0	Command	Description
0	0	14	0	0	0	1	0	1	0	0	HV Ready Detection	HV ready detection
												The command required CLKEN=1 and ANALOGEN=1. Refer to Register 0x22 for detail. After this command initiated, HV Ready detection starts. BUSY pad will output high during detection. The detection result can be read from the Status Bit Read (Command 0x2F).
0	0	15	0	0	0	1	0	1	0	1	VCI Detection	VCI Detection
0	1	10	0	0	0	0	0	A ₂	0 A1		VCI Delection	A[2:0] = 100 [POR] , Detect level at 2.3V
0	1		0	0	0	0	0	A2	A1	Ao		A[2:0] : VCI level DetectA[2:0] : VCI level A[2:0] VCI levelA[2:0] VCI level A[2:0] VCI level011 2.2V 101 2.4V 111 2.6V100 2.3V 110 2.5V Other NAThe command required CLKEN=1 andANALOGEN=1Refer to Register 0x22 for detail.After this command initiated, VCIdetection starts.BUSY pad will output high duringdetection.The detection result can be read from theStatus Bit Read (Command 0x2F).
0	0	1A	0	0	0	1	1	0	1	0	Temperature Sensor	Write to temperature register.
0	1	іл	0 A ₁₁	0 A ₁₀	A ₉	A ₈	A ₇	0 A ₆	A ₅	0 A4	Control (Write to	A[11:0] = 7FFh [POR]
0	1		A ₁₁	A10	A ₁	A ₀	0	0	0	0	temperature register)	
	•		, 15	, ₁₂							l	
0	0	1B	0	0	0	1	1	0	1	1	Temperature Sensor	Read from temperature register.
1	1		A ₁₁	A ₁₀	A ₉	A ₈	A7	A ₆	A5	A4	Control (Read from temperature register)	
1	1		A ₃	A ₂	A1	A ₀	0	0	0	0		

Com	man	d Tal	ole									
R/W#	D/C#	Hex	D7	D6	D5	D4	D3	D2	D1	D0	Command	Description
0	0	1C	0	0	0	1	1	1	0	0	Temperature Sensor	Write Command to External temperature
0	1		A7	A ₆	A5	A4	A ₃	A ₂	A ₁	A ₀	Control (Write	sensor.
0	1		B7	B ₆	B ₅	B ₄	B ₃	B ₂	B ₁	B ₀	Command to External	A[7:0] = 00h [POR], B[7:0] = 00h [POR]
0	1		C ₇	C ₆	C 5	C ₄	C ₃	C ₂	C ₁	C ₀	temperature sensor)	B[7:0] = 00h [POR], C[7:0] = 00h [POR],
												A[7:6] $A[7:6]$ $A[7:6]$ Select no of byte to be sent00Address + pointer01Address + pointer + 1st parameter10Address + pointer + 1st parameter11AddressA[5:0] - Pointer SettingB[7:0] - 1 st parameterC[7:0] - 2 nd parameterThe command required CLKEN=1.Refer to Register 0x22 for detail.After this command initiated, WriteCommand to external temperature sensorstarts. BUSY pad will output high duringoperation.
0	0	20	0	0	1	0	0	0	0	0	Master Activation	Activate Display Update Sequence The Display Update Sequence Option is located at R22h. BUSY pad will output high during operation. User should not interrupt this operation to avoid corruption of panel images.
0	0	21	0	0	1	0	0	0	0	1	Display Update	RAM content option for Display Update
0	1	21	0 A7	0 A6	A ₅	0 A4	0 A3	0 A2	0 A1		Control 1	A[7:0] = 00h [POR]
								2				A[7:4] Red RAM option0000Normal0100Bypass RAM content as 01000Inverse RAM contentA[3:0] BW RAM option0000Normal0100Bypass RAM content as 01000Inverse RAM content as 0

Com	man	d Tab	ble										
R/W#	D/C#	Hex	D7	D6	D5	D4	D3	D2	D1	D0	Command	Description	
0	0	22	0	0	1	0	0	0	1	0	Display Update	Display Update Sequence Optior	ו:
0	1		A ₇	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀	Control 2	Enable the stage for Master Activ A[7:0]= FFh (POR)	ation
													Parameter (in Hex)
												Enable Clock Signal, Then Enable ANALOG Then DISPLAY Then Disable ANALOG Then Disable OSC	C7
												Enable Clock Signal, Then Load LUT	90
												Enable Clock Signal, Then Load Temperature value from I2C Single Master Interface Then Load LUT	B0
												Enable ANALOG Then DISPLAY Then Disable ANALOG Then Disable OSC	47
												To Enable Clock Signal (CLKEN=1)	80
												To Enable Clock Signal, then Enable ANALOG	C0
												(CLKEN=1, ANALOGEN=1) To DISPLAY	04
												To Disable ANALOG, then Disable Clock Signal (CLKEN=0, ANALOGEN=0)	03
												To Disable Clock Signal (CLKEN=0)	01
0	0	24	0	0	1	0	0	1	0	0	Write RAM (BW)	After this command, data entries written into the BW RAM until and command is written. Address poin advance accordingly For Write pixel: Content of Write RAM(BW) = 1	other
												For Black pixel: Content of Write RAM(BW) = 0	
0	0	26	0	0	1	0	0	1	1	0	Write RAM (RED)	After this command, data entries written into the RED RAM until ar command is written. Address poin advance accordingly.	nother
												For Red pixel: Content of Write RAM(RED) = 1 For non-Red pixel [Black or White Content of Write RAM(RED) = 0	e]:
0	0	27	0	0	1	0	0	1	1	1	Read RAM	After this command, data read or MCU bus will fetch data from RAI [According to parameter of Regis select reading RAM(BW) / RAM(I until another command is written. pointers will advance accordingly The 1 st byte of data read is dumm	M ter 41h to RED)], Address ⁷ .

Com	man	d Tal	ole									
R/W#	D/C#	Hex	D7	D6	D5	D4	D3	D2	D1	D0	Command	Description
0	0	28	0	0	1	0	1	0	0	0	VCOM Sense	Enter VCOM sensing conditions and hold for duration defined in 29h before reading VCOM value. The sensed VCOM voltage is stored in register The command required CLKEN=1 and ANALOGEN=1 Refer to Register 0x22 for detail. BUSY pad will output high during operation.
	T										Γ	1
0	0	29	0	0	1	0	1	0	0		VCOM Sense Duration	Stabling time between entering VCOM
0	1		A7	A ₆	A5	A4	A ₃	A ₂	A ₁	A ₀		sensing mode and reading acquired.
												A[6]=1, Normal Mode A[6]=0, Reserve
												A[3:0] = 09h, duration = 10s.
												VCOM sense duration = Setting + 1 Seconds
	I											
0	0	2A	0	0	1	0	1	0	1	0	Program VCOM OTP	Program VCOM register into OTP
												The command required CLKEN=1. Refer to Register 0x22 for detail.
												BUSY pad will output high during operation.
		~~~	0	0	4	0	4	4	0	0		Write VOOM as sister from MOULinterford
0	0 1	2C	0	0	1	0	1	1	0		Write VCOM register	Write VCOM register from MCU interface A[7:0] = 00h [POR]
0			A7	A ₆	A ₅	A4	A ₃	A ₂	A ₁	A ₀		A[7:0] VCOM A[7:0] VCOM
												08h -0.2 44h -1.7
												0Bh -0.3 48h -1.8
												10h -0.4 4Bh -1.9
												14h -0.5 50h -2
												17h -0.6 54h -2.1
												1Bh -0.7 58h -2.2
												20h -0.8 5Bh -2.3
												24h         -0.9         5Fh         -2.4           28h         -1         64h         -2.5
												28h         -1         64h         -2.5           2Ch         -1.1         68h         -2.6
												2Fh -1.2 6Ch -2.7
												34h -1.3 6Fh -2.8
												37h -1.4 73h -2.9
												3Ch -1.5 78h -3
												40h -1.6 Other NA

W#	D/C#	Hex	D7	D6	D5	D4	D3	D2	D1	D0	Command	Description
0	0	2D	0	0	1	0	1	1	0	1	OTP Register Read	Read Register stored in OTP:
1	1	20	A7	A ₆	A ₅	0 A4	A ₃	A ₂	A1	A ₀		1. A[7:0]: VCOM OTP Selection (R37,
' 1	1		B7	А ₆ В6	B ₅	B4	B ₃	B ₂	B ₁	B ₀		Byte A)
י 1	1		Б7 С7	$C_6$	<b>C</b> 5	Б4 С4	<b>C</b> ₃	C ₂	D1 C1		-	2. B[7:0]: VCOM Register (R2C)
											-	3. C[7:0]~F[7:0]: Reserved 4. G[7:0]~H[7:0]: Waveform Version
1	1		D7	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀	-	(R37, Byte F and Byte G) [2 bytes]
1	1		E ₇	E ₆	E ₅	E ₄	E ₃	E ₂	E ₁	E ₀	-	
1	1		F ₇	F ₆	F₅	F ₄	F ₃	F ₂	F ₁	F₀	-	
1	1		G7	G ₆	G ₅	G4	G₃	G ₂	G1	G ₀	-	
1	1		H ₇	H ₆	H ₅	H ₄	H ₃	H ₂	H ₁	H₀		
0	0	2F	0	0	1	0	1	1	1	1	Status Bit Read	Read IC status Bit [POR 0x21]
1	1	21	0	0	0	A4	0	0	A1	Ao	Status Dit Neau	A[5]: HV Ready Detection flag [POR=1] 0: Ready 1: Not Ready A[4]: VCI Detection flag [POR=0] 0: Normal 1: VCI lower than the Detect level A[3]: [POR=0] A[2]: Busy flag [POR=0] 0: Normal 1: BUSY A[1:0]: Chip ID [POR=01] Remark: A[5] and A[4] status are not valid after RESET, they need to be initiated by command 0x14 and command 0x15 respectively.
0	0	30	0	0	1	1	0	0	0	0	Program WS OTP	Program OTP of Waveform Setting The contents should be written into RAN before sending this command. The command required CLKEN=1. Refer to Register 0x22 for detail. BUSY pad will output high during operation.
0	0	31	0	0	1	1	0	0	0	1	Load WS OTP	Load OTP of Waveform Setting The command required CLKEN=1.
												Refer to Register 0x22 for detail. BUSY pad will output high during operation.
0	0	32	0	0	1	1	0	0	1	0	Write LUT register	Write LUT register from MCU interface
0	1		A ₇	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀		[70 bytes], which contains the content of
0	1		B7	B ₆	B ₅	B4	B ₃	B ₂	B ₁	B ₀		VS [nX-LUT], TP #[nX], RP#[n]).
0	1											Refer to Session 6.7 Waveform Setting
0	1		•	•	•	•	•	•	•	•		

Rev 0.11

Com	man	d Tal	ble											
R/W#	D/C#	Hex	D7	D6	D5	D4	D3	D2	D1	D0	Со	mmand		Description
0	0	36	0	0	1	1	0	1	1	0	Pro	gram OTP so	election	Program OTP Selection according to the OTP Selection Control [R37h]
														The command required CLKEN=1. Refer to Register 0x22 for detail.
														BUSY pad will output high during operation.
											1			
0	0	37	0	0	1	1	0	1	1	1	Wri	ite OTP sele	ction	Write the OTP Selection: A[7]=1 spare VCOM OTP selection
0	1		A ₇	0	0	0	0	0	0	0				B[7:0]~E[7:0] reserved
0	1		B ₇	B ₆	B ₅	B4	B ₃	B ₂	B ₁	B ₀				F[7:0]~G[7:0] module ID /waveform
0	1		C7			C ₄	C ₃	C ₂	C ₁					version.
0	1		D7	D ₆	D ₅	D4	D ₃	D ₂	D ₁	D ₀	-			
0	1		E7	E ₆	E ₅	E4	E ₃	E ₂	E1	E ₀	_			
0	1		F ₇	F ₆	F ₅	F ₄	F ₃	F ₂	F ₁	F ₀				
0	1		G7	G ₆	G5	G4	G ₃	G ₂	G1	G ₀				
0	0	3A	0	0	1	1	1	0	1	0	Set	dummy line	period	Set number of dummy line period
0	1		0	A ₆	A5	A4	A ₃	A ₂	A ₁	A ₀		-		A[6:0] = 30h [POR]
														A[6:0]: Number of dummy line period in
														term of TGate
														Available setting 0 to 127.
0	0	3B	0	0	1	1	1	0	1	1	Set	Gate line wi	dth	Set Gate line width (TGate)
0	1	00	0	0	0	0	A ₃	A ₂	н А1	A ₀	000		atri	A[3:0] = 1010 [POR]
			-	-		_	÷							Remark: Default value will give 50Hz
														Frame frequency under 48 dummy line
														pulse setting.
					-	The r	efere	nce p	baran	neter	of re	egister 0x3A	and 0x3	B for 296 MUX
								Fr	ame ir	nput [H	lz]	0x3B	0x3/	x
										5		0x0E	0x7E	
										0 5		0x0E 0x0D	0x14 0x2A	
										0		0x0D	0x52	
									4	0		0x0B	0x47	
										0		0x0A	0x30	
										0		0x09 0x08	0x25 0x2C	
										0		0x08	0x01	
										0		0x07	0x0C	
										00 10		0x06 0x06	0x25 0x07	
								-		20		0x06	0x07 0x18	
										30		0x04	0x35	
										10		0x04	0x10	
										50 30		0x04 0x03	0x07 0x20	
								-		70		0x03	0x20 0x0D	
										30		0x02	0x33	
												0x02	0x20	
		190         0x02           200         0x02							0x10					

Com	mano	d Tak	ole									
R/W#			D7	D6	D5	D4	D3	D2	D1	D0	Command	Description
0	0	3C	0 A7	0 Ac	1 A₅	1 A4	1	1	0 A1	0 Ao	Border Waveform Control	Select border waveform for VBD A[7:0] = C0h [POR], set VBD as HIZ.
0	1		A ₇	A ₆	A5	A4	0	0	A1	Ao	Control	A [7:6] :Select VBD option         A[7:6] Select VBD as         00       GS Transition,         Defined in A[1:0]         01       Fix Level,         Defined in A[5:4]         10       VCOM         11[POR]       HiZ         A [5:4] Fix Level Setting for VBD         A[5:4]       VBD level         00[POR]       VSS         01       VSL         11       VSH2
0	0	41	0	1	0	0	0	0	0	1	Read RAM Option	00[POR]         LUT0           01         LUT1           10         LUT2           11         LUT3
0	1		0	0	0	0	0	0	0	A ₀		A[0]= 0 [POR] 0 : Read RAM corresponding to 24h 1 : Read RAM corresponding to 26h
0	0	44	0	1	0	0	0	1	0	0	Set RAM X - address	Specify the start/end positions of the
0	1	. 7	0	0	A ₅	0 A4	A3	A ₂	A1	A ₀	Start / End position	window address in the X direction by an
0	1		0	0	B ₅	B4	B ₃	B ₂	B ₁	Bo		address unit for RAM A[5:0]: XSA[5:0], XStart, POR = 00h B[5:0]: XEA[5:0], XEnd, POR = 13h
0	0	45	0	1	0	0	0	1	0	1	Set Ram Y- address	Specify the start/end positions of the
0	1		0 A7	A ₆	A ₅	0 A4	A ₃	A ₂	0 A1	A ₀	Start / End position	window address in the Y direction by an
0	1		0	0	0	0	0	0	0	A ₈		address unit for RAM
0	1		B7	B ₆	B ₅	<b>B</b> 4	B ₃	B ₂	B ₁	Bo		A[8:0]: YSA[8:0], YStart, POR = 000h
0	1		0	0	0	0	0	0	0	B ₈		B[8:0]: YEA[8:0], YEnd, POR = 127h

Com	mane	d Tab	ole												
R/W#	D/C#	Hex	D7	D6	D5	D4	D3	D2	D1	D0	Command	Descripti	on		
0	0	46	0	1	0	0	0	1	1	0	Auto Write RED RAM	Auto Write	e RED RA	M for Reg	ular Pattern
0	1		A7	A ₆	A5	A4	0	A ₂	A ₁	A ₀	for Regular Pattern	A[7:0] = 0	0h [POR]	-	
												A[6:4]: Ste	1st step va ep Hieght, ter RAM ir	<b>POR= 00</b>	
												A[6:4]	Height	A[6:4]	Height
												000	8	100	128
												001	16	101	256
												010	32	110	296
												011	64	111	NA
													Width 8 16 32 64	A[2:0] 100 101 110 111	Width 128 160 NA NA
0	0	47	0	1	0	0	0	1	1		Auto Write B/W RAM		e B/W RAI	M for Reg	ular Pattern
0	1		A ₇	A ₆	A ₅	A4	0	A ₂	A ₁	A ₀	for Regular Pattern	A[6:4]: Ste Step of all to Gate	1st step va ep Hieght,	<b>POR= 00</b>	
												A[6:4]	Height	A[6:4]	Height
												000	8	100	128
												001	16	101	256
												010	32	110	296
												011	64	111	NA
															) on according
												A[2:0]	Width	A[2:0]	Width
												000	8	100	128
												001	16	101	160
												010	32	110	NA
												011	64	111	NA
												During op high.	eration, B		

Com	man	d Tal	ole									
R/W#	D/C#	Hex	D7	D6	D5	D4	D3	D2	D1	D0	Command	Description
0	0	4E	0	1	0	0	1	1	1	0	Set RAM X address	Make initial settings for the RAM X
0	1		0	0	A5	A ₄	A ₃	A ₂	A ₁	A ₀	counter	address in the address counter (AC) A[5:0]: 00h [POR].
0	0	4F	0	1	0	0	4	4	4	4	Sat DAM V address	Make initial estimate for the DAM V
•	-	4	0	-	0	0	1	1			Set RAM Y address counter	Make initial settings for the RAM Y address in the address counter (AC)
0	1		A ₇	A ₆	A ₅	A4	A ₃	A ₂	A ₁	A ₀	counter	A[8:0]: 000h [POR].
0	1		0	0	0	0	0	0	0	A ₈		
0	1	74	0	1	1	1	0	1	0	0	Set Analog Block	A[7:0]: 54h
0	1		A7	A6	A5	A4	A3	A2	A1	A0	Control	
0	1	7E	0	1	1	1	1	1	1	0	Set Digital Block	A[7:0]: 3Bh
0	1		A7	A6	A5	A4	A3	A2	A1	A0	Control	
0	1	7F	0	1	1	1	1	1	1	1	NOP	This command is an empty command; it does not have any effect on the display module. However it can be used to terminate Frame Memory Write or Read Commands.

## 8 COMMAND DESCRIPTION

#### 8.1 Driver Output Control (01h)

This triple byte command has multiple configurations and each bit setting is described as follows:

R/W	DC	IB7	IB6	IB5		IB3	IB2	IB1	IB0
W	1	MUX7	MUX6	MUX5	MUX4	MUX3	MUX2	MUX1	MUX0
PC	)R	0	0	1	1	1	1	1	1
W	1								MUX8
PC	)R								1
W	1						GD	SM	TB
POR							0	0	0

MUX[8:0]: Specify number of lines for the driver: MUX[8:0] + 1. Multiplex ratio (MUX ratio) from 16 MUX to 296MUX.

#### **GD:** Selects the 1st output Gate

This bit is made to match the GATE layout connection on the panel. It defines the first scanning line.

SM: Change scanning order of gate driver.

When SM is set to 0, left and right interlaced is performed. When SM is set to 1, no splitting odd / even of the GATE signal is performed, Output pin assignment sequence is shown as below (for 296 MUX ratio):

	SM=0	SM=0	SM=1	SM=1
Driver	GD=0	GD=1	GD=0	GD=1
G0	ROW0	ROW1	ROW0	ROW148
G1	ROW1	ROW0	ROW148	ROW0
G2	ROW2	ROW3	ROW1	ROW149
G3	ROW3	ROW2	ROW149	ROW1
:	:	:	:	:
G146	ROW146	ROW147	ROW73	ROW222
G147	ROW147	ROW146	ROW222	ROW73
G148	ROW148	ROW149	ROW74	ROW223
G149	ROW149	ROW148	ROW223	ROW74
:	:	:	:	:
G292	ROW292	ROW293	ROW146	ROW294
G293	ROW293	ROW292	ROW294	ROW146
G294	ROW294	ROW295	ROW147	ROW295
G295	ROW295	ROW294	ROW295	ROW147

See "Scan Mode Setting" on next page.

**TB**: Change scanning direction of gate driver.

This bit defines the scanning direction of the gate for flexible layout of signals in module either from up to down (TB = 0) or from bottom to up (TB = 1).




Figure 8-1: Output pin assignment on different Scan Mode Setting

#### 8.2 Gate Scan Start Position (0Fh)

		,							
R/W	DC	IB7	IB6	IB5	IB4	IB3	IB2	IB1	IB0
W	1	SCN7	SCN6	SCN5	SCN4	SCN3	SCN2	SCN1	SCN0
PC	OR	0	0	0	0	0	0	0	0
w	W 1		0	0	0	0	0	0	SCN8
POR		0	0	0	0	0	0	0	0

This command is to set Gate Start Position for determining the starting gate of display RAM by selecting a value from 0 to 295. Figure 8-2 shows an example using this command of this command when MUX ratio= 295 and MUX ratio= 148 "ROW" means the graphic display data RAM row.

Г	MUX ratio (01h) = 127h	MUX ratio (01h) = 093h	MUX ratio (01h) = 095h
GATE Pin	Gate Start Position (0Fh)	Gate Start Position (0Fh)	Gate Start Position (0Fh)
	= 000h	= 000h	= 04Ah
G0	ROW0	ROW0	-
G1	ROW1	ROW1	-
G2	ROW2	ROW2	-
G3	ROW3	ROW3	-
:	:	:	•••
•	:	:	•••
G72	:	:	-
G73	:	:	-
G74	:	:	ROW74
G75	:	:	ROW75
:	:	:	•
:	:	:	•
G146	ROW146	ROW146	:
G147	ROW147	ROW147	•••
G148	ROW148	-	•••
G149	ROW149	-	•••
:	:	:	
	:	:	•••
G220	:	:	•
G221	:	:	:
G222	:	:	ROW222
G223	:	:	ROW223
	:	:	•••
:	:	:	
G292	ROW292	-	-
G293	ROW293	-	-
G294	ROW294	-	-
G295	ROW295	-	
Display Example	SOLOMON SYSTECH		SOLOMON

Figure 8-3: Example of Set Display Start Line with no Remapping


## 8.3 Data Entry Mode Setting (11h)

This command has multiple configurations and each bit setting is described as follows:


R/W	DC	IB7	IB6	IB5	IB4	IB3	IB2	IB1	IB0
W	1						AM	ID1	ID0
PC	DR	0	0	0	0	0	0	1	1

**ID[1:0]:** The address counter is automatically incremented by 1, after data is written to the RAM when ID[1:0] = "01". The address counter is automatically decremented by 1, after data is written to the RAM when ID[1:0] = "00". The setting of incrementing or decrementing of the address counter can be made independently in each upper and lower bit of the address. The direction of the address when data is written to the RAM is set by AM bits.

**AM**: Set the direction in which the address counter is updated automatically after data are written to the RAM. When AM = "0", the address counter is updated in the X direction. When AM = "1", the address counter is updated in the Y direction. When window addresses are selected, data are written to the RAM area specified by the window addresses in the manner specified with ID[1:0] and AM bits.



#### The pixel sequence is defined by the ID [0],



#### 8.4 Set RAM X - Address Start / End Position (44h)

R/W	DC	IB7	IB6	IB5	IB4	IB3	IB2	IB1	IB0
W	1				XSA4	XSA3	XSA2	XSA1	XSA0
PC	DR	0	0	0	0	0	0	0	0
W	W 1				XEA4	XEA3	XEA2	XEA1	XEA0
POR		0	0	0	1	0	0	1	1

**XSA[4:0]/XEA[4:0]:** Specify the start/end positions of the window address in the X direction by 8 times address unit. Data is written to the RAM within the area determined by the addresses specified by XSA [4:0] and XEA [4:0]. These addresses must be set before the RAM write.

It allows on XEA [4:0]  $\leq$  XSA [4:0]. The settings follow the condition on 00h  $\leq$  XSA [4:0], XEA [4:0]  $\leq$  13h. The windows is followed by the control setting of Data Entry Setting (R11h)

#### 8.5 Set RAM Y - Address Start / End Position (45h)

R/W	DC	IB7	IB6	IB5	IB4	IB3	IB2	IB1	IB0
w	1	YSA7	YSA6	YSA5	YSA4	YSA3	YSA2	YSA1	YSA0
PC	POR		0	0	0	0	0	0	0
w	1	0	0	0	0	0	0	0	YSA8
PC	DR	0	0	0	0	0	0	0	0
w	1	YEA7	YEA6	YEA5	YEA4	YEA3	YEA2	YEA1	YEA0
PC	POR		0	1	0	0	1	1	1
W 1		0	0	0	0	0	0	0	YEA8
POR		0	0	0	0	0	0	0	1

**YSA[8:0]/YEA[8:0]:** Specify the start/end positions of the window address in the Y direction by an address unit. Data is written to the RAM within the area determined by the addresses specified by YSA [8:0] and YEA [8:0]. These addresses must be set before the RAM write.

It allows YEA [8:0]  $\leq$  YSA [8:0]. The settings follow the condition on 00h  $\leq$  YSA [8:0], YEA [8:0]  $\leq$  127h. The windows is followed by the control setting of Data Entry Setting (R11h)

#### 8.6 Set RAM Address Counter (4Eh-4Fh)

Reg#	R/W	DC	IB7	IB6	IB5	IB4	IB3	IB2	IB1	IB0
4Eh	W	1				XAD4	XAD3	XAD2	XAD1	XAD0
	PC	DR	0	0	0	0	0	0	0	0
	W	1	YAD7	YAD6	YAD5	YAD4	YAD3	YAD2	YAD1	YAD0
	PC	DR	0	0	0	0	0	0	0	0
4Fh	W	1								YAD8
	PC	DR								0

**XAD[4:0]:** Make initial settings for the RAM X address in the address counter (AC). **YAD[8:0]:** Make initial settings for the RAM Y address in the address counter (AC).

After RAM data is written, the address counter is automatically updated according to the settings with AM, ID bits and setting for a new RAM address is not required in the address counter. Therefore, data is written consecutively without setting an address. The address counter is not automatically updated when data is read out from the RAM. RAM address setting cannot be made during the standby mode. The address setting should be made within the area designated with window addresses which is controlled by the Data Entry Setting (R11h) {AM, ID[1:0]} ; RAM Address XStart / XEnd Position (R44h) and RAM Address Ystart /Yend Position (R45h). Otherwise undesirable image will be displayed on the Panel.

## 9 Typical Operating Sequence

## 9.1 Normal Display

Sequence	Action by	Command	Action Description	Remark
1	User	-	Power on (VCI supply);	
2	User	-	HW Reset	
	IC		After HW reset, the IC will be ready for command input	
	User	C 12	Command: SW Reset	
	IC		After SW reset, the IC will have	
			Registers load with POR value	
			VCOM register loaded with OTP value IC enter idle mode	BUSY = H
	User		Wait until BUSY = L	
3	0301	-	Send initial code to driver including setting of	
•	User	C 74	Command: Set Analog Block Control	
		D 54		
	User	C 7E	Command: Set Digital Block Control	
		D 3B		
	User	C 01	Command: Driver Output Control	
			(MUX, Source gate scanning direction)	
	User	С ЗА	Command: Set dummy line period	
	User	С 3В	Command: Set Gate line width	
	User	C 3C	Command: Border waveform control	
-		-	Data operations for Black White	
	User	C 11	Command: Data Entry mode setting	
	User	C 44	Command: RAM X address start /end position	
	User	C 45	Command: RAM Y address start /end position	
	User	C 4E	Command: RAM X address counter	
	User	C 4F	Command: RAM Y address counter	
	User	C 24	Command: write BW RAM	
			Ram Content for Display	
5		-	Data operations for RED	
	User	C 11	Command: Data Entry mode setting	
	User	C 44	Command: RAM X address start /end position	
	User	C 45	Command: RAM Y address start /end position	
	User	C 4E	Command: RAM X address counter	
	User	C 4F	Command: RAM Y address counter	
	User	C 26	Command: write RED RAM	
			Ram Content for Display	
6	User	C 22	Command: Display Update Control 2	
	User	C 20	Command: Master Activation	
	IC	-	Booster and regulators turn on	
	IC	-	Load LUT register with corresponding waveform setting stored in OTP)	BUSY = H
	IC	-	Send output waveform according RAM content and LUT.	
	IC	-	Booster and Regulators turn off	
	IC	-	Back to idle mode	
-	User	-	Wait until BUSY = L	
7	User	-	IC power off	

## 9.2 VCOM OTP Program

Sequend	ce Action by	Command	Action Description	Remark
1	User	-	Power on (VCI and VPP supply)	
2	User	-	HW Reset	
	User	C 12	Command: SW Reset	BUSY = H
	User	-	Wait until BUSY = L	
3	User	C 74	Command: Set Analog Block Control	
-		D 54		
	User	C 7E	Command: Set Digital Block Control	
		D 3B		
	User	C 22	Command: Master Activation	
		D 80 C 20	(assigned by R22h) (Enable clock signal)	BUSY = H
	User	-	Wait until BUSY = L	
4	User	C 37	Proceed OTP sequence.	OTP selection
•	0001	0 0.	Command: OTP selection Control	register
			(default or spare)	0
5	User	C 36	Command: Program OTP selection	BUSY = H
	User	-	Wait until BUSY = L	
	User	-	Power OFF (VPP supply)	
6		-	Send initial code to driver including setting of (or leave as POR)	
	User	C 01	Command: Driver Output Control	
		0.00	(MUX, Source gate scanning direction)	_
	User	C 03	Command: Gate Driving voltage Control	_
	User	C 04	Command: Source Driving voltage Control	VCOM sensing
	User	C 3A	Command: Set dummy line period	should have
	User	C 3B	Command: Set Gate line width	same setting
	User	C 32	Command: Write LUT register	during application
			VCOM sense required full set of LUT for operation, USER required	application
			writing LUT in register 32h	-
		-	LUT parameter	
	User	C 22 D 40	Command: Master Activation (assigned by R22h) [Enable Analog blocks ]	BUSY = H
		C 20		0001 - 11
	User	-	Wait until BUSY = L	
7	User	C 29	Command: VCOM Sense Duration for 10 seconds	
		D 49		
8	User	C 28	Command: VCOM sense	_
	IC	-	VCOM pin in sensing mode	_
	IC	-	All Source cell have VSS output	
			All Gate scanning continuously	BUSY = H
	IC	-	According to R29h	
	IC	-	Detect VCOM voltage and store in register	
	IC	-	All Gate Stop Scanning.	
	User	-	Wait until BUSY = L	
9	User	C 22	Command: Master Activation	
		D 02	(assigned by R22h) [Disable Analog blocks ]	BUSY = H
		C 20		
	User	-	Wait until BUSY = L	
10	User	-	Power On (VPP supply)	
10	User	C 2A	Command: Program VCOM OTP	BUSY = H
4.4	User	-	Wait until BUSY = L	
11	User	C 22 D 01	Command: Display Update Control 2 and Master Activation	BUSY = H
		C 20	(Disable clock signal)	
	User	-	Wait until BUSY = L	
12	User	-	IC power off (VCI and VPP Supply)	

	S OTP Proc			
-	e Action by	Command	Action Description	Remark
1	User	-	Power on (VCI supply)	
2	User	-	Power on (VPP supply)	
3	User	-	HW Reset	
	User	C 12	Command: SW Reset	BUSY = H
	User	-	Wait until BUSY = L	
4	User	C 74 D 54	Command: Set Analog Block Control	
	User	C 7E D 3B	Command: Set Digital Block Control	
	User	C 22 D 80 C 20	Command: Master Activation (assigned by R22h) (Enable clock signal)	BUSY = H
	User	-	Wait BUSY = L	
5	User	C 11 D 03	Command: Data Entry mode setting Set Address automatic increment setting = X increment and Y increment Set Address counter update in X direction	
6	User	C 44 D 00 D 13	Command: RAM X address start /end position Set RAM X address start /end from S0 to S159	
7	User	C 45 D 00 D 00 D 27 D 01	Command: RAM Y address start/end from G0 to G295	
8	User	C 4E D 00	Command: RAM X address counter Set RAM X address counter as 0	
9	User	C 4F D 00 D 00	Command: RAM Y address counter Set RAM Y address counter as 0	
12	User	C 24	Write corresponding data into RAM	
			Following specific format	
			Write into RAM	
			Full LUT	
13	User	C 4E D 00 C 4F D 00 D 00	Command: RAM address start /end position (Initial Ram address counter)	
14	User	C 30	Command: Program WS OTP Waveform Setting OTP programming	BUSY = H
	User	-	Wait BUSY = L	
15	User	C 22 D 01 C 20	Command: Master Activation (assigned by R22h) [Disable clock signal]	BUSY = H
	User	-	Wait BUSY = L	
16	User	-	Power off VPP and VCI	

## 9.3 WS OTP Program

#### 10 Absolute Maximum Rating

Symbol	Parameter	Rating	Unit
Vcı	Logic supply voltage	-0.5 to +4.0	V
Vin	Logic Input voltage	-0.5 to VDDIO+0.5	V
Vout	Logic Output voltage	-0.5 to VDDIO+0.5	V
Topr	Operation temperature range	-40 to +85	°C
Tstg	Storage temperature range	-65 to +150	°C

#### Table 10-1 : Maximum Ratings

Maximum ratings are those values beyond which damages to the device may occur. Functional operation should be restricted to the limits in the Electrical Characteristics tables or Pin Description section

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit. For proper operation it is recommended that  $V_{CI}$  be constrained to the range  $V_{SS} < V_{CI}$ . Reliability of operation is enhanced if unused input is connected to an appropriate logic voltage level (e.g., either  $V_{SS}$  or  $V_{DDIO}$ ). Unused outputs must be left open. This device may be light sensitive. Caution should be taken to avoid exposure of this device to any light source during normal operation. This device is not radiation protected.

#### **11 Electrical Characteristics**

The following specifications apply for: VSS=0V, VCI=3.0V, VDD=1.8V, T_{OPR}=25°C.

Symbol	Parameter	Applicable pin	Test Condition	Min.	Тур.	Max.	Unit
Vcı	VCI operation voltage	VCI		2.2	3.0	3.7	V
Vdd	VDD operation voltage	VDD		1.7	1.8	1.9	V
Vcom_dc	VCOM_DC output voltage	VCOM		-3.0		-0.2	V
dV _{сом_Dc}	VCOM_DC output voltage deviation	VCOM		-200		200	mV
Vсом_ас	VCOM_AC output voltage	VCOM		V _{SL} + V _{COM_DC}	Vcom_dc	V _{SH1} + V _{COM_DC}	V
Vgate	Gate output voltage	G0~G295		-21		+21	V
Vgate(p-p)	Gate output peak to peak voltage	G0~G295				42	V
V _{SH1}	Positive Source output voltage	VSH1		+2.4	+15	+18	V
dV _{SH1}	VSH1 output voltage	VSH1	From 2.4V to 8.8V	-100		100	mV
	deviation		From 8.8V to 18V	-200		200	mV
V _{SH2}	Positive Source output voltage	VSH2		+2.4	+5	+18	V
dV _{SH2}	VSH2 output voltage	VSH2	From 2.4V to 8.8V	-100		100	mV
	deviation		From 8.8V to 18V	-200		200	mV
V _{SL}	Negative Source output voltage	VSL		-18	-15	-9	V
dV _{SL}	VSL output voltage deviation	VSL		-200		200	mV
Vih	High level input voltage	SDA, SCL, CS#, D/C#, RES#, BS1,		0.8VDDIO			V
VIL	Low level input voltage	M/S#, EXTVDD, CL				0.2VDDIO	V
Vон	High level output voltage	SDA, BUSY, CL	IOH = -100uA	0.9VDDIO			V
Vol	Low level output voltage		IOL = 100uA			0.1VDDIO	V
Vpp	OTP Program voltage	VPP		7.25	7.5	7.75	V

#### Table 11-1: DC Characteristics

SSD1675

Aug 16

Symbol	Parameter	Applicable pin	Test Condition	Min.	Тур.	Max.	Unit
lslp_VCl	Sleep mode current	VCI	- DC/DC off - No clock - No output load - MCU interface access - RAM data access		20	35	uA
ldslp_VCI1	Current of deep sleep mode 1	VCI	<ul> <li>DC/DC off</li> <li>No clock</li> <li>No output load</li> <li>No MCU interface access</li> <li>Retain RAM data but cannot access the RAM</li> </ul>		1	TBD	uA
ldslp_VCl2	Current of deep sleep mode 2	VCI	<ul> <li>DC/DC off</li> <li>No clock</li> <li>No output load</li> <li>No MCU interface access</li> <li>Cannot retain RAM data</li> </ul>		0.7	TBD	uA
lopr_VCI	Operating Mode current	VCI	VCI=3.0V		1000		uA
V _{GH}	Operating Mode Output Voltage	VGH	Enable Clock and Analog by Master Activation Command	20.5	21	21.5	V
V _{SH1}		VSH1	VGH=21V VGL=-VGH	14.8	15	15.2	V
V _{SH2}		VSH2	VSH1=15V VSH2=5V	4.9	5	5.1	V
V _{SL}		VSL	VSL=-15V VCOM = -2V	-15.2	-15	-14.8	V
V _{COM}		VCOM	No waveform transitions. No loading. No RAM read/write No OTP read /write	-2.2	-2	-1.8	V

## Table 11-2: Regulators Characteristics

Symbol	Parameter	Test Condition	Applicable pin	Min.	Тур.	Max.	Unit
IVGH	VGH current	VGH = 21V	VGH			200	uA
IVGL	VGL current	VGL = -VGH	VGL			300	uA
IVSH	VSH1 current	VSH1 = +15V	VSH1			800	uA
IVSH1	VSH2 current	VSH2 = +5V	VSH2			800	uA
IVSL	VSL current	VSL = -15V	VSL			800	uA
IVCOM	VCOM current	VCOM = -2V	VCOM			100	uA

## **12 AC Characteristics**

#### 12.1 Oscillator frequency

The following specifications apply for: VSS=0V, VDD=1.8V, T_{OPR}=25°C.

#### Table 12-1: Oscillator Frequency

Symbol	Parameter	Test Condition	Applicable pin	Min.	Тур.	Max.	Unit
Fosc	Internal Oscillator frequency	VCI=2.2 to 3.7V	CL	0.95	1	1.05	MHz

#### 12.2 Serial Peripheral Interface

The following specifications apply for: VDDIO - VSS = 2.2V to 3.7V, TOPR = 25°C, CL=20pF


#### Table 12-2 : Serial Peripheral Interface Timing Characteristics

Symbol	Parameter	Min	Тур	Max	Unit
fsc∟	SCL frequency (Write Mode)			20	MHz
tcssu	Time CS# has to be low before the first rising edge of SCLK	20			ns
t _{CSHLD}	Time CS# has to remain low after the last falling edge of SCLK	20			ns
tсѕнідн	Time CS# has to remain high between two transfers	100			ns
tsclhigh	Part of the clock period where SCL has to remain high	25			ns
tscllow	Part of the clock period where SCL has to remain low	25			ns
tsisu	Time SI (SDA Write Mode) has to be stable before the next rising edge of SCL	10			ns
tsihld	Time SI (SDA Write Mode) has to remain stable after the rising edge of SCL	40			ns
Read mo	ode				
Symbol	Parameter	Min	Тур	Max	Unit
fscl	SCL frequency (Read Mode)			2.5	MHz
tcssu	Time CS# has to be low before the first rising edge of SCLK	100			ns
tcshld	Time CS# has to remain low after the last falling edge of SCLK	50			ns
tсsніgн	Time CS# has to remain high between two transfers	250			ns
tsci high	Part of the clock period where SCL has to remain high	180			ns


ISCLHIGH	Part of the clock period where SCL has to remain high	160		ns
tscllow	Part of the clock period where SCL has to remain low	180		ns
tsosu	Time SO(SDA Read Mode) will be stable before the next rising edge of SCL		50	ns
tsohld	Time SO (SDA Read Mode) will remain stable after the rising edge of SCL		70	ns

Note: All timings are based on 20% to 80% of VDDIO-VSS

#### Figure 12-1: SPI timing diagram




## **13 PACKAGE INFORMATION**



#### Figure 13-1 : SSD1675Z die tray information

SECTION A-A



Symbol	Spec(mm) (mil)
W1	101.60±0.10(4000)
W2	91.55±0.10(3604)
W3	91.85±0.10(3616)
н	4.55±0.10 (179)
Dx	11.25±0.10 (443)
TPx	79.10±0.10(3114)
Dy	7.60±0.10 (299)
ТРу	86.40±0.10(3402)
Рx	11.30±0.05 (445)
Ру	2.70±0.05 (106)
х	9.661±0.05(380)
Y	1.125±0.05 (44)
Z	0.40±0.05 (16)
Ν	264(pocket number)

Solomon Systech reserves the right to make changes without notice to any products herein. Solomon Systech makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Solomon Systech assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any, and all, liability, including without limitation consequential or incidental damages. "Typical" parameters can and do vary in different applications. All operating parameters, including "Typical" must be validated for each customer application by the customer's technical experts. Solomon Systech does not convey any license under its patent rights nor the rights of others. Solomon Systech products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Solomon Systech product could create a situation where personal injury or death may occur. Should Buyer purchase or use Solomon Systech products for any such unintended or unauthorized application, Buyer shall indemnify and hold Solomon Systech and its offices, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Solomon Systech was negligent regarding the design or manufacture of the part.

The product(s) listed in this datasheet comply with Directive 2011/65/EU of the European Parliament and of the council of 8 June 2011 on the restriction of the use of certain hazardous substances in electrical and electronic equipment and People's Republic of China Electronic Industry Standard SJ/T 11363-2006 "Requirements for concentration limits for certain hazardous substances in electronic information products (电子信息产品中有毒有害物质的限量要求)". Hazardous Substances test report is available upon request.

http://www.solomon-systech.com