# FLARK

## **Getting Started Guide**





# ter asic

#### Contents

Terasic Inc.

Chapt	er 1 Overview4
1.1	General Description4
1.2	Package Content4
1.3	FLIK View5
1.4	Block Diagram6
1.5	Key Features7
1.6	Software Package and Manual8
1.7	Power On FLIK8
1.8	Power Monitor Utility
1.9	Function Test Guide10
Chapt	er 2 Thunderbolt 3 Setup11
2.1	Hardware Requirement
2.2	Thunderbolt 3 Test
Chapt	er 3 OpenVINO Setup for Windows16
3.1	OpenVINO Installer/Demo Package16
3.2	Install FLIK OpenVINO Runtime Environment17
3.3	Install FLIK OpenVINO Toolkit

Chap	ter 4 Power Monitor Setup	28
4.1	Software Requirements	28
4.2	Power Monitor Utility	34
4.3	Getting Help	36



## **Chapter 1**



his chapter provides an overview of the FLIK and installation guide.

## **1.1 General Description**

With the rapidly-rising demand in today's AI and compute-intensive applications, Terasic's FLIK (FPGA Client Innovation Kit) is a compact, all-in-one, adaptable accelerator purpose-design to accelerate critical workloads such as data analysis, deep learning, and machine learning algorithms directly on laptops or everything portable! With a form factor slightly larger than a 2.5" external hard drive. It can be placed vertically or horizontally to blend into various size-demanding environment.

FLIK takes advantage of the powerful Intel Arria 10 FPGA to enable higher speed data processing. The kit is armed with 8GB DDR4-2133 on-board memory, providing around 4GB data transfer via PCIe Gen 3 interface between FPGA and laptops or host PC via Thunderbolt<sup>™</sup> 3 port. Also, with a form factor slightly larger than a 2.5" external hard drive and closely packed in an aluminum body with advanced thermal solution, FLIK takes care of the heat dissipation dynamically and is adaptable to various size-demanding environment.

FLIK fully supports Intel Open VINO<sup>™</sup> toolkit, Intel Acceleration Stack, and OpenCL in both Linux and Windows versions. Our clients can achieve highest computing performance, adaptability and lowest cost across broadest range of AI and deep learning workloads.

## **1.2 Package Content**

Figure 1-1 shows the package content of the FLIK kit.



FLIK Getting Started Guide www.terasic.com January 15, 2020



## 1.3 FLIK View

**Figure 1-2** shows the front and rear views of the FLIK. There are five color LED in front panel. The five color LED indicate the status of FLIK. **Table 1-1** shows the LED indication meanings. There are a thunderbolt 3 port and a 12V DC input Jack on the rear of FLIK.



Figure 1-2 FLIK View



Front Color LED	Description
Green	FLIK is power on but not connected to Host PC.
Dark Blue	FLIK is just connected to the Host PC
Light Blue and Dark	FLIK is connected to the Host PC and show the power
Blue	consumption status. More Light Blue means more power
	is consumed.
Red	FPGA power is shut down due to over temperature.
Orange	FPGA power is shut down due to power consumption
	exceeds expectation.
Gray	FPGA power is shut down due to FPGA power
	consumption exceeds expectation.
Yellow	FLIK is disconnected and will be auto shutdown in 60
	seconds.

#### **Table 1-1 Front Color LED Indication**

## 1.4 Block Diagram

Figure 1-3 shows the block diagram of the FLIK board.







FLIK Getting Started Guide

## **1.5 Key Features**

The following hardware is implemented on the FLIK board:

## FPGA

• Intel Arria ® 10 FPGA 10AX115N3F40E2SG

### FPGA Configuration

- On-Board USB Blaster II via Thunderbolt 3 Port
- AS x4 configuration via QSPI Flash

#### Clock System

- 50MHz and 100MHz Oscillators
- Programmable clock generators Si5340

#### Memory

- Two Independent DDR4 banks, 4GB 1066MHz for each.
- 1024Mb QSPI Flash

#### Communication Ports

- Thunderbolt 3 Port x1
- PCIe Gen3x4 via Thunderbolt 3 Port
- USB Blaster II port via Thunderbolt 3 Port

#### System Monitor and Control

- FPGA Temperature Monitor
- Board Temperature Monitor
- Power Monitor
- Auto Fan Speed Control
- Auto Shutdown when temperature or power are abnormal.
- LED Indication

#### Power Source

12V DC Input



FLIK Getting Started Guide 7

#### **Software Package and Manual** 1.6

The FLIK Kit includes three software packages, as shown in Table 1-2. The software packages are prepared for C/C++, OpenCL, and RTL developers. Table 1-3 shows the documents provided by the FLIK Kit. The table also recommends manuals that developers should study.

Software Package	Required Programming Skill for FPGA
OpenVINO BSP	C/C++
OpenCL BSP	OpenCL
RTL Example Designs	RTL Coding

#### **Table 1-2 Software Packages**

#### **Table 1-3 Software Packages**

Manual\Developer	OpenVINO	OpenCL	RTL	
	Developer	Developer	Developer	
Quick Stat Guide	$\checkmark$		$\checkmark$	
Getting Started Guide (Windows or Linux)	$\checkmark$		$\checkmark$	
OpenVINO Development Guide	$\checkmark$			
OpenCL User Manual				
RTL Development Guide			$\checkmark$	

#### 1.7 **Power On FLIK**

There is no power SWITH on FLIK. Plug in 12V DC to FLIK will directly power on the FLIK (See Figure 1-4). When FLIK is power on without connected to the Host PC, the Font Panel Color LED is Green as shown in Figure 1-5.





Figure 1-4 Plug the DC 12V power to the FLIK



Figure 1-5 RGB Status LED when Power up

## **1.8 Power Monitor Utility**

The FLIK Kit includes a Power Monitor Software which can be used to monitor the power and temperature status of the FLIK, as shown in **Figure 1-6**. For more detailed information, please check Chapter 4 : Power Monitor Setup.



FLIK Getting Started Guide

Power Monitor						
	<u>?</u> .					
-			Power Inf	ormation		
Test Setting	Scale	Sneed		RMS	MAX	MIN
VCC ~	20000mA ~	Medium V	mAmp	15464	15578	14958
Current: 15497.2	mA Voltage	: 911.19mV	Power: 14	120.83mW		
Messages			Genera	al Informatio	n	
Connected to the target			Max \	/ersion: D2	2	Record
			FPGA	: 51 °C / 12	23 F	Reset
			Board	5: 48 °C / 1	18 F	

Figure 1-6 Power Monitor

## **1.9 Function Test Guide**

To perform function test on FLIK, users need to setup thunderbolt 3 first. For detail, refer to Chapter 2 in this document. For OpenVINO developers, they need to install OpenVINO Software. For detail, refer to Chapter 3 in this document.



## **Chapter 2**

# Thunderbolt 3 Setup

hunderbolt 3 is unique communication path between the Host PC and FLIK. As shown in **Figure 2-1**, the FLIK use thunderbolt3 port to connect the PCIe and USB Blaster II interface to the FPGA. For the OpenCL and OpenVINO applications with the Intel FPGA, the PCIe bus is the main interface for communicating and transferring data with the host PC. The thunderbolt3 port on the FLIK allows the user to build such connection for the FPGA and the host PC via a thunderbolt3 cable. In addition, the thunderbolt3 on the FLIK also provides an USB interface to connect to the USB Blaster II circuit on the board, providing a JTAG interface for the user to program the FPGA or configuration device through the host PC.

Therefore, a host PC equipmented with thunderbolt 3 port is required to work with the FLIK. This chapter will show user how to setup thunderbolt 3 connection between the Host PC and the FLIK for the first time. The windows OS is present in this chapter. For Linux OS, please refer to the *Linux Getting start guide*.



#### Figure 2-1 The Thunderbolt interface of the FLIK



## 2.1 Hardware Requirement

- A Host PC with Thunderbolt 3 Port is required to perform FLIK function Tests. The PC should be:
  - Built-in Thunderbolt 3 Port or with Thunderbotl3 Card Installed.
  - Windows/Linux Installed
  - Thunderbolt 3 driver installed
- A FLIK kit
- A Thunderbolt 3 Cable as shown in Figure 2-2



Figure 2-2 Thunderbolt 3 Cable

## 2.2 Thunderbolt 3 Test

Below shows the procedure when the FLIK is first time to plug into the thunderbolt 3 port of the Host PC.

- 1. Make sure your Host PC had installed Thunderbolt 3 Driver.
- 2. Plug 12V DC to FLIK to power on the FLIK.
- 3. Connect FLIK and host PC by a Thunderbolt 3 cable.





Figure 2-3 Plug the Thunderbolt 3 cable to the FLIK

4. When the host pc connects to the FLIK with Thunderbolt 3 cable for the first time. Windows should detect a Thunderbolt Device and you will see a "New Thunderbolt device has been connected" message appear in the bottom right corner of your screen as shown in Figure 2-4. Click the message to approve the device.



Figure 2-4 New Thunderbolt devices have been attached" message

Note, if this message does not appear, user can reconnect the thunderbolt 3 cable between the FLIK and Host PC or power off and on the FLIK. If the message still doesn't appear, please confirm that driver of the Thunderbolt 3 has been properly installed on the host PC.

5. A Thunderbolt Dialog window will appear as shown in **Figure 2-5** or **Figure 2-6**.



FLIK Getting Started Guide  $\equiv$ 

#### Approve Thunderbolt<sup>™</sup> devices

The following Thunderbolt<sup>™</sup> device chain has been plugged in and one or more devices require your permission to connect to this system.

Select the devices you wish to connect:	Connect only once		
Port 1	connect only once		
	Always connect		
FLIK, Development Kit	Do Not Connect		

No	ote:
S	electing "Do Not Connect" will prevent that device and all devices
Ĩ	or the chain from being used on the system.

#### Figure 2-5 Approve Thunderbolt device window

The following Thunderbolt™ device chain has been plugg require your permission to connect to this system.	ed in and one or more device			
Select the devices you wish to connect:				
Intel, FLIK	Do Not Connect			
	Do Not Connect			
	Connect Only Once			
Note: Selecting "Do Not Connect" will prevent that devic the chain from being used on the surtem	Always Connect			
Install the driver included with the device before as	proving the device.			

Figure 2-6 Approve Thunderbolt device window

6. Open the "Device Manager" in the Windows and you will see the "PCI Device"



14

and "Unknown device" on the "Other devices" item (See Figure 2-7). It shows that the PCIe device and USB Blaster II circuit on the FLIK are correctly detected by the host PC. The following chapter will show how to install the drivers for these two devices.



Figure 2-7 Host PC detects the PCIe and USB Blaster II function in the FLIK



## **Chapter 3**

# **OpenVINO Setup for Windows**

penVINO is a high-level development kit. Users can accelerate the computing by high-level C/C++ language rather than low-level RTL coding. This chapter introduces how to install OpenVINO run-time environment and how to performance OpenCL demo on **Windows 10**. Before setup the OpenVINO, please make sure the thunderbolt3 driver is installed on the Host PC.

## 3.1 OpenVINO Installer/Demo Package

First, users need to download the OpenVINO BSP for windows "FLIK\_OpenVINO2019R1\_windows.zip" from the link: <u>http://flik.terasic.com/cd</u>.

OpenVINO 2019 R1

Title	Version	Size(KB)	Date Added	Download
OpenVINO BSP for Windows	1.0 🖹		2019-11-27	<u>j</u>
OpenVINO BSP for Linux	1.0		2019-11-27	Ð

#### Figure 3-1 OpenVINO BSP for Windows

Then, uncompress the zip file into your Host PC. There are two folders in the compressed file.



#### Figure 3-2 Contents of the demo package

The "**OpenVINO2019R1\_windows**" folder has the relevant file for installing OpenVINO tool kit in the window. The "**terasic\_demo\_windows**" folder contains demo



examples for using OpenVINO with the FLIK.

## 3.2 Install FLIK OpenVINO Runtime Environment

1. Install required Microsoft Visual Studio runtime library : <u>Visual Studio 2017</u> <u>Redistributable Package</u>



Download the Microsoft Visual C++ Redistributable for Visual Studio 2015, 2017 and 2019. The following updates are the latest supported Visual C++ redistributable packages for Visual Studio 2015, 2017 and 2019. Included is a baseline version of the Universal C Runtime see MSDN for details.

- x86: vc\_redist.x86.exe
- x64: vc\_redist.x64.exe
- ARM64: vc\_redist.arm64.exe

Figure 3-3 Web site of the Visual Studio 2017 Redistributable Package

- Open the folder "OpenVINO2019R1\_windows" you just extracted (section 3.1). Before install the drive of the FLIK and setup associated environment, please open and read the "Intel OBL Commercial Use License.pdf" for Software License Agreement.
- Go to the path "/OpenVINO2019R1\_windows/FLIK-Windows-Install\_19.2" and execute "1-SetBootOptions.bat" as an Administration to enable test-signed code and device driver signing of the windows, as shown in Figure 3-4 and Figure 3-5.



Figure 3-4 The FLIK-Windows-Install folder





Figure 3-5 Run 1-SetBootOptions.bat as administrator

4. When the batch file is executed, please reboot the system to enable the settings.



Figure 3-6 1-SetBootOptions.bat is executed

5. After Reboot Windows, open "Command Prompt" and run as "administrator".





Figure 3-7 Open Command Prompt

 Go to the folder "FLIK-Windows-Install\_19.2" and execute "2-InstallDcpBsp.bat". It will start to install Intel Runtime Environment for OpenCL.



Figure 3-8 Run "2-InstallDcpBsp.bat" as administrator

7. Press "y" when ask to install FLIK device driver.





Figure 3-9 Install FLIK device driver

8. Then, a Device Driver Installation Wizard window will appear. Click "**Next**" to install the driver.

Device Driver Installation Wizard	d
	Welcome to the Device Driver Installation Wizard! This wizard helps you install the software drivers that some computers devices need in order to work.
	< Back Next > Cancel

Figure 3-10 Device Driver Installation Wizard

When a Windows Security dialog appears, please select "Install this driver software anyway" option (This may appear twice).





Figure 3-11 Windows Security Dialog

After finish install the device driver, press any key to finish the whole setups.



Figure 3-12 Windows Security Dialog

- 9. Make sure the "C:\intelFPGA\_pro\19.2\acIrte-windows64\board\dcp\_bsp" which is generated by the installer is existed.
- 10. Plug 12V DC power to FLIK to power on the FLIK.
- 11. Connect FLIK to your Host PC via Thunderbolt 3 cable. Make sure you have set up the Thunderbolt 3 port for FLIK and your host PC as described in the Chapter 2
- 12. Open "Device Manager" on your host PC and expand the "Accelerators", "FPGA Opaeaccel Device" and "FPGA PF Device" should be list. That shows the driver of the PCIe hardware in the FLIK has been installed on your Host PC.





Figure 3-13 System device in Device Manager

13. Open **Command Prompt**(CMD) in the Windows.

14. Go to the folder "C:\intelFPGA\_pro\19.2\acIrte-windows64\board\dcp\_bsp\bringup"

Note : If the path: "*C:\IntelFPGA\_pro\19.2\acIrte-windows64\board\ dcp\_bsp\*" does not exist on the user's host PC, please copy the path form the OpenVINO BSP for windows (path: \FLIK\_OpenVINO2019R1\_windows\OpenVINO2019R1\_windows\ FLIK-Windows-Install\_19.2 \ dcp\_bsp) to the specified directory.

#### 15. Execute "InitRuntimeEnv.bat"





terasic FLIK Getting Started Guide 22

www.terasic.com January 15, 2020 16. Run the simple diagnostic utility: "aocl diagnose".

The aocl diagnose command is useful to query the available PCIe device in a system. It will report device information and identifies issues.

There is a diagnose report on the command shell as shown in below. IF the command returns "DIAGNOSTIC\_PASSED", it shows that the hardware configuration is successful.

Command Prompt			-		×	
ERROR: OpenCL host	failed				^	
ICD diagnostics FAI	LED					
BSP Diagnostics						
Device Name: aclO						
BSP Install Locatic c:\intelFPGA_pro\19	n: .2\hld\board\dcp_l	ısp				
Vendor: Intel Corp						
Physical Dev Name	Status	Information				
pac_a10_0	Passed	PAC Arria 10 Platform (pac_a10_0) PCIe 00:00.0 FPGA temperature = 0 degrees C.				
DIAGNOSTIC_PASSED						
Call "aocl diagnose <device-names>" to run diagnose for specified devices Call "aocl diagnose all" to run diagnose for all devices</device-names>						
c:\intelFPGA_pro\19	\intelFPGA_pro\19.2\aclrte-windows64\board\dcp_bsp\bringup>_					

Figure 3-15 run InitRuntimeEnv.bat

17. The user can also do the test for the individual device connected to the host PC. The command is: aocl diagnose <device\_name>. If the host pc is connected to only one device, <device\_name> is usually named "acl0". So after entering the aocl diagnose acl0 command, the memory transfer test will start and the test result will be returned.

#### Please execute "aocl diagnose acl0"

There is a diagnose report on the command shell as shown in **Figure 3-16**. If the command returns "**DIAGNOSTIC\_PASSED**", it shows that the hardware configuration is successful. User can go to section 3.4 for further setting steps.



Command Prompt
2097152 1459.38 1604.43 904.10 1445.22 4194304 1627.23 1781.63 1211.56 1616.27 838608 1771.02 1928.06 1506.85 1764.32 16777216 1913.53 1960.76 1664.54 1910.09 33554432 2030.06 2070.89 1941.52 2028.06 67108864 2025.86 2043.30 1997.04 2024.47 134217728 2113.97 2189.73 2043.28 2113.51 268435456 2128.47 2128.47 2128.47
Reading 262144 KBs with block size (in bytes) below:
Block_Size Avg Max Min End-End (MB/s) 524288 1416.43 1567.85 750.05 1356.04 1048576 1251.97 1530.77 658.32 1227.87 2097152 1426.71 1605.17 1261.60 1412.84 4194304 1463.88 1657.17 1373.52 1455.65 8388608 1977.14 2076.85 1358.48 1970.07 16777216 2289.12 2354.80 1827.50 2284.78 33554432 2577.27 2601.72 2516.08 2575.64 67108864 2546.61 2693.05 2418.17 2545.31 134217728 2718.57 2737.84 2699.57 2718.10 268435456 2617.36 2617.36 2617.36
Write top speed = 2189.73 MB/s Read top speed = 2737.84 MB/s Throughput = 2463.79 MB/s
DIAGNOSTIC_PASSED

Figure 3-16 aocl diagnose passed

## 3.3 Install FLIK OpenVINO Toolkit

Below is the procedure to install OpenVINO Toolkit and perform OpenVINO face detection demo.

- 1. Go to folder "OpenVINO2019R1\_windows"
- Execute "python-3.6.5-amd64.exe". Remember to check "Add Python 3.6 to PATH" as shown in Figure 3-17.



Figure 3-17 Install the Python 3.6



FLIK Getting Started Guide

www.terasic.com January 15, 2020

- 3. Go to folder "OpenVINO2019R1\_windows"
- 4. Execute "w\_openvino\_toolkit\_fpga\_p\_2019.1.138.exe" to install Intel Distribution of OpenVINO toolkit for Windows.

C:\Progra	m Files (x86)\IntelSWTools	
Compone	ent Name	Size
⊿ 🗸 In	tel(R) Distribution of OpenVINO™ toolkit 2019 R1.1 for	6.2GB
⊿ √	Inference Engine	453MB
	<ul> <li>Inference Engine Development Kit</li> </ul>	37MB
	Inference Engine Runtime for Intel® CPU	87MB
	Inference Engine Runtime for Intel® Processor	51MB
	Inference Engine Runtime for Intel® Movidius™ VPU	35MB
	✓ Inference Engine Runtime for Intel® Gaussian	12MB
	✓ Inference Engine Runtime for Intel® FPGA	89MB
	✓ Inference Engine Runtime for Intel® Vision	41MB
✓	Model Optimizer	7.9MB
×	Models	35MB
V	OpenCV	270MB
×	Intel/P) EDCA for OpenCL/TM) software technology	257 IVID 15MD
4 7	Pre-compiled EDGA bitstream samples	5.2GB
		5,200
Required:	5.8GB, Available: 201GB Select Re	ecommend
		Select
Du aliaki	"Nevi" Laskney Jedge that Lascent the	
by clicking	ivence Agreement (FIII A)	
chu osci i	cicense Agreement (LODA).	

Figure 3-18 Install the OpenVINO toolkit

- 5. Go to the OpenVINO Demo Package folder "terasic\_demo\_windows" in your host PC (See section 3.1).
- 6. Execute "**00\_setup\_board\_flik.bat**" for setting the Intel FPGA RTE for OpenCL Pro edition user environment variables.





Figure 3-19 Execute "00\_setup\_board\_flik.bat"

7. Go to folder :

"C:\Program Files (x86)\IntelSWTools\openvino\_2019.1.138\a10\_dcp\_bitstreams"

8. Execute

"aocl program acl0 2019R1\_RC\_FP11\_ResNet\_SqueezeNet\_VGG.aocx" to program the demo bitstream file into the FPGA. Check the command returns "Program succeed" for download finish.



Figure 3-20 Program the demo bitstream file into the FLIK

9. Return to folder "terasic\_demo\_windows"



10. Execute "04\_face\_detection.bat fpga video" to run the face detection demo.

Administrator. Command Prompt - 04\_face\_detection.bat fpga video C:\terasic\_demo\_windows> C:\t

Figure 3-21 Execute face\_detection demo

11. You will see the face detection as shown in Figure 3-22.



Figure 3-22 face detection demo



## **Chapter 4**

# **Power Monitor Setup**

ower Monitor is a GUI software utility which is designed to monitor the power and temperature status of the FLIK. It communicates with the FLIK via the USB Blaster II connection of the FLIK. The USB Blaster II connection is established base on the Thunderbolt 3 connection. Users can skip this chapter if they are not interested with the Power Monitor.

## 4.1 Software Requirements

## Quartus Programmer

To use the power monitor, user first needs to download and install the Quartus programmer software. This software can set the environment settings for the host pc and install the USB Blaster II driver at the same time.

Here is the procedure to install the Quartus Programmer and setup the USB Blaster II:

1. The Quartus Prime Programmer is available on <a href="http://fpgasoftware.intel.com/">http://fpgasoftware.intel.com/</a> as shown in Figure 4-1.



🖻 🖅 🌀 Download Center for Fl	• × + ~		– 🗆 ×
$\leftarrow$ $\rightarrow$ $\circlearrowright$ $\textcircled{m}$ $\textcircled{m}$	asoftware.intel.com/	□ ☆	¢ & ⊮ …
≡	(intel)		⊕ උ へ
Home > Downloads > Qua	rtus Prime Pro Edition		
Download Cente	er for FPGAs		
Design Softwar Embedded Softw Archives Licensing Programming Soft Drivers Board System Des Board Layout and Legacy Softwar	Quartus Prime Pro E Release date: September, 2019 Latest Release: v19.3 Select edition: Pro v Select release: 19.3 v Operating System () Minde Download Method () Akamai Di	dition Intel' Quartus' Prime Design Software Dws O 👌 Linux LM3 Download Manager 👔	<b>2</b> Olirect Download
2	The Quartus Prime Design So their software up-to-date and fo updates are planned and will be release.	ftware Pro Edition v19.3 inclu llow the <u>technical recommen</u> provided as they become ava	udes functional and sec <u>dations</u> to help improvi ilable. Users should pr

Figure 4-1 Download Center for FPGAs

2. As shown in Figure 4-2, set the "Select edition" to Standard and set "Select release" to 18.1. (In order to properly execute the power monitor, please install 18.1 standard version)



Figure 4-2 Select Quartus edition and release

3. In the same page, select the "Additional Software" Tab, check "Quartus Prime



29

Programmer and Tools" and click the "Download Selected Files"



Figure 4-3 Select Stand-Alone software

4. Follow the instruction to install the Quartus programmer.

S Installing Quartus Prime Programmer and Tools 18.1.0.625 - C X				
	Setup - Quartus Prime Programmer and Tools 18.1.0.625			
intel	Welcome to the Quartus Prime Programmer and Tools 18.1.0.625 Setup Wizar	d.		
	For more information about Intel FPGA software, go to http://www.altera.com.			
	< Back N	ext>	Can	cel

Figure 4-4 Install Quartus Programmer

5. In the last step of the installation, please check "Launch USB Blaster II driver



installation" to install USB Blaster II.

🕥 Installing Quartus Prime F	🕥 Installing Quartus Prime Programmer and Tools 18.1.0.625 — 🗆 🗙					
	Quartus Prime Programmer and Tools 18.1.0.625 Installation Comp	lete				
intel	Setup has finished installing Quartus Prime Programmer and Tools 18.1.0.625.          Launch USB Blaster II driver installation         Launch Programmer (Quartus Prime 18.1)         Launch Signal Tap (Quartus Prime 18.1)         Launch System Console (Quartus Prime 18.1)					
	< Back Fit	nish	Cano	cel		

Figure 4-5 Select Launch USB Blaster II driver installation

6. See **Figure 4-6** ,follow the instructions to install the USB Blaster II driver on your host PC



www.terasic.com

January 15,

2020

Device Driver Installation Wizar	9		
	Welcome to the Devic Installation Wizard! This wizard helps you install the softw computers devices need in order to v	ce Driver	me
	< Back	Next >	Cancel
E Windows Security			×
Would you like to insta	Il this device software?		
Name: Altera Publisher: Delaware Alte	ra Corporation		
Always trust software fro Corporation".	m "Delaware Altera	Install	Don't Install
You should only install d software is safe to install	river software from publishers you	trust. <u>How can l</u>	decide which device
Device Driver Installation V	/izard Completing the De Installation Wizard The drivers were successfully in Driver Name ✓ Altera (WinUSB) JTAG c	stalled on this com Status Device Updated	r .
	De-le	Finish	Cancel
	< Back	Finish	Cancel

Figure 4-6 Install USB Blaster II driver

- 7. Plug the 12V DC to FLIK to power on the FLIK.
- 8. Connect FLIK to PC Thunderbolt 3 port by a Thunderbolt 3 cable.
- 9. Open the "Device Manager", you should see a "**JTAG cables**" device and it contains the Altera USB-Blaster II hardware device. That means the USB Blaster II driver is install correctly on your host PC.





Figure 4-7 Verify USB Blaster II device

## Microsoft Visual C++ 2010 Redistributable Package for **Windows**

In addition to the Quartus Programmer, since Power Monitor software is a 32-bit software, users also need to download and install the Microsoft Visual C++ 2010 Redistributable Package for Windows x86 version. It can be downloaded from the link: https://www.microsoft.com/en-us/download/details.aspx?id=5555



🍕 Microsoft Visual C++ 2010 x86 Redistributable Setup 🛛 —	
Welcome to Microsoft Visual C++ 2010 x86 Redistributable Setup Please, accept the license terms to continue.	
MICROSOFT SOFTWARE LICENSE TERMS	^
MICROSOFT VISUAL C++ 2010 RUNTIME LIBRARIES	~
$\checkmark$ I have read and accept the license terms.	3
Yes, send information about my setup experiences to Microsoft Corpora	ition.
For more information, read the Data Collection Policy.	
Install	Cancel

Figure 4-8 Install the Microsoft Visual C++ 2010 Redistributable Package

## 4.2 **Power Monitor Utility**

The FLIK Kit Includes a Power Monitor Software Utility which can be used monitor the FLIK Power Status and Temperature information. The software "*flik\_power\_monitor.zip*" is available from the link: <u>http://flik.terasic.com/cd</u>.

Tools

Title	Version	Size(KB)	Date Added	Download
FLIK Power Monitor		1628	2019-12-25	

#### Figure 4-9 Power monitor utility

Here is the procedure to launch the Power Monitor Utility.

- 1. Make sure the Power Monitor is downloaded and copy to the Host PC.
- 2. Make sure the Quartus Prime Programmer is downloaded and installed.
- 3. Plug 12V DC power to FLIK to power on the FLIK.
- 4. Connect FLIK to PC Thunderbolt 3 port by a Thunderbolt 3 cable.



FLIK Getting Started Guide 5. Launch Power Monitor. A GUI will appear as shown in Figure 4-10.

A Version Selector	×
Select silicon version	
<ul> <li>Select version directly</li> <li>PRD</li> <li>IOAPCle0000001</li> <li>Tips:</li> <li>If you are unsure of the silicon version, please find the serial number on the back of the board and enter it to the box above.</li> </ul>	•
Don't show this dialog again OK	

Figure 4-10 Power Monitor Screen

6. In the dialog, Power Status and FPGA/Board Temperature are shown on the GUI.

Power Monitor							×
Test Setting			P	ower Infor	mation		1
Power Rail:	Scale:	Speed:			RMS	MAX	MIN
vcc ~	10000mA	∼ Medium ∖	~	mAmp	8861	8978	8845
						1	·
Current 8974.08m/	Volt	age: 905.02mV	Po	ower: 8121	.71mW		
Messages	•			General	Informatio	on –	
Connected to t	he target			FPGA:	52 °C / 1	25 F	Record
				Board:	50 °C / 1	22 F	Reset

Figure 4-11 Power Monitor Screen Shoot



# **Additional Information**

## 4.3 Getting Help

Here are the addresses where you can get help if you encounter problems:

## Terasic Technologies

9F., No.176, Sec.2, Gongdao 5<sup>th</sup> Rd, East Dist, HsinChu City, Taiwan, 30070 Email: <u>support@terasic.com</u> Web: <u>www.terasic.com</u> FLIK Web: flik.terasic.com

## Revision History

Date	Version	Changes
2019.09	First publication	
2020.01	V1.1	Modify section 3.1 and 4.2

