



MY9221

12-Channel LED Driver With Grayscale Adaptive Pulse Density Modulation Control


General Description

The MY9221, 12-channels (R/G/B x 4) constant current APDM (Adaptive Pulse Density Modulation) LED driver, operates over a 3V ~ 5.5V input voltage range. The device provides 12 open-drain constant current sinking outputs that are rated to 17V and delivers up to 60mA of high accuracy current to each string of LED. The current at each output is programmable by means of three external current setting resistors. MY9221 features a 10MHz EMI reduction data clock input. MY9221 also offers a 2-wire serial interface to send the grayscale data, control command including 16/14/12/8-bit grayscale selection, grayscale clock frequency division selection, output polarity selection for high power LED driving, output Tr/Tf timing selection, current output waveform selection, and to realize the internal-latch function. MY9221 provides adaptive pulse density modulation method to increase the visual refresh rate up to 1000 Hz @ 16-bit grayscale and reduce the flickers, and it also provides output current bilateral processing for EMI reduction. Moreover MY9221 utilizes clock duty recovery technique and pulse re-timing to help long distance and multiple cascading applications. MY9221 provides typical $\pm 1\%$ channel-to-channel LED current accuracy. Additional features include a $\pm 0.1\%$ regulated output current capability and fast output transient response. MY9221 is available in a 20-pin QFN or 24-pin SSOP/TSSOP package and specified over the -40°C to $+85^{\circ}\text{C}$ ambient temperature range.

Applications

- Indoor and Outdoor LED Video Displays
- Full Color Mesh Display
- Full Color Dot Matrix Module
- Architectural and Decorative Lighting
- LCD Display Backlighting

Typical Operating Circuits




Features

- ◆ 3 ~ 5.5V Operating supply voltage
- ◆ R/G/B x4 Output Channels
- ◆ 3~60mA@5V Constant current output range
- ◆ 3~35mA@3.3V Constant current output range
- ◆ Current setting by 3 external resistors
- ◆ 17V Rated output channels for long LED strings
- ◆ $\pm 1\%$ (typ.) LED Current accuracy between channels
- ◆ $\pm 2\%$ (typ.) LED Current accuracy between chips
- ◆ 20Mbps(max.) ~ 140 Kbps(min.) data rate for EMI reduction data transfer [patent pending]
- ◆ 16 / 14 / 12 / 8 bit grayscale selection
- ◆ Built-in internal grayscale clock supports refresh rate $>1000\text{Hz}@16\text{-bit grayscale}$, $>256\text{KHz}@8\text{-bit grayscale}$
- ◆ Internal Grayscale clock frequency selection for High Power LED driving application (min. 33.6KHz)
- ◆ Grayscale clock source selection (SSOP & TSSOP only): internal or external
- ◆ PWM or APDM control selection [patent pending]
- ◆ Clock duty recovery for cascading application
- ◆ Schmitt trigger input
- ◆ Output Current Tr / Tf programmable
- ◆ Output Current Bilateral Processing for EMI reduction
- ◆ -40°C to $+85^{\circ}\text{C}$ Ambient temperature range

Order information

Part	Package Information	
MY9221SA	SOP24-236mil-1.0mm	2000 pcs/Reel
MY9221SS	SSOP24-150mil-0.635mm	2500 pcs/Reel
MY9221QD	QFN20-4mmx4mm-0.5mm	3000 pcs/Reel
MY9221TE	TSSOP24-173mil-0.65mm (Exposed Pad)	2500 pcs/Reel


Pin Configuration



SA / SS / TE

QD

Block Diagram




Pin Description


PIN No.		PIN NAME	FUNCTION
SOP24 SSOP24 TSSOP24	QFN20		
1,2,3	2,3,4	REXT_C,B,A	External resistors connected between REXT and GND for individual output current value setting.
19,16,7,4	18,15,8,5	OUTC[3:0]	Constant current outputs.
20,17,8,5	19,16,9,6	OUTB[3:0]	
21,18,9,6	20,17,10,7	OUTA[3:0]	
10	---	GCKI	External grayscale clock input for PWM/APDM operation.
11	11	DCKI	Clock input terminal for serial data transfer. Data is sampled at both rising edge and falling edge of DCKI.
12	12	DCKO	Clock output terminal for serial data transfer.
13	13	DI	Serial data input terminal.
14	14	DO	Serial data output terminal.
15	---	GCKO	Grayscale clock output When command data "osc" = 'L', GCKO comes from internal osc When command data "osc" = 'H', GCKO comes from GCKI
23	1	VDD	Supply voltage terminal.
24	Thermal pad	GND	Ground terminal.
22	---	NA	Not used

Equivalent Circuit of Inputs and Outputs


1. DI, DCKI terminals



2. DO, DCKO, GCKO terminals



3. GCKI terminal



Maximum Ratings (Ta=25°C, Tj(max) = 150°C)

CHARACTERISTIC	SYMBOL	RATING	UNIT
Supply Voltage	VDD	-0.3 ~ 7.0	V
Input Voltage	VIN	-0.3 ~ VDD+0.3	V
Output Current	IOUT	60	mA
Output Voltage	VOUT	-0.3 ~ 17	V
Input Data Clock Frequency	FDCK	0.07 ~ 10	MHz
Input Grayscale Clock Frequency	FGCK	10	MHz
GND Terminal Current	IGND	750	mA
Thermal Resistance (4 Layer PCB)	Rth(j-a)	53.2 (SA:SOP-236mil-1.0mm) 70.5 (SS:SSOP24-150mil-0.635mm) 36.9 (QD:QFN20-4mmx4mm) 31 (TE:TSSOP24-173mil-0.65mm (EP))	°C/W
Operating Supply Voltage	VDD	3.0 ~ 5.5	V
Operating Ambient Temperature	Top	-40 ~ 85	°C
Storage Temperature	Tstg	-55 ~ 150	°C

(1) Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may degrade device reliability. These are stress ratings only and functional operation of the device at these or any other condition beyond those specified is not supported.

(2) All voltage values are with respect to ground terminal.

Electrical Characteristics (VDD = 5.0 V, Ta = 25°C unless otherwise noted)

CHARACTERISTIC	SYMBOL	CONDITION	MIN.	TYP.	MAX.	UNIT
Input Voltage "H" Level	VIH	CMOS logic level	0.7VDD	—	VDD	V
Input Voltage "L" Level	VIL	CMOS logic level	GND	—	0.3VDD	
Output Leakage Current	ILK	VOUT = 17 V	—	—	0.1	uA
Output Voltage (DO)	VOL	IOL = 4.8 mA	—	—	0.4	V
	VOH	IOH= 5.3 mA	VDD-0.4	—	—	
Output Current Skew (Channel-to-Channel)*1	dIOUT1	VOUT = 1.0 V Rrxt = 2340 Ω	—	±1	±3	%
Output Current Skew (Chip-to-Chip)*2	dIOUT2		—	±2	±6	%
Output Current Skew (Channel-to-Channel)*1	dIOUT3	VOUT = 1.0 V Rrxt = 19.5 KΩ	—	±1	±3	%
Output Current Skew (Chip-to-Chip)*2	dIOUT4		—	±2	±6	%
Output Voltage Regulation*3	% / VOUT	Rrxt = 2340 Ω VOUT = 1 V ~ 3 V	—	±0.1	—	% / V
Supply Voltage Regulation*4	% / VDD	Rrxt = 2340 Ω VDD = 3 V ~ 5.5 V	—	±0.6	±1	
Supply Current*5	IDD1(off)	all pins are open unless VDD and GND	—	2.40	—	mA
	IDD2(off)	input signal is static Rrxt = 2340 Ω all outputs turn off	—	5.73	—	
	IDD3(on)	input signal is static Rrxt = 2340 Ω all outputs turn on	—	5.85	—	
	IDD4(off)	input signal is static Rrxt = 19.5 KΩ all outputs turn off	—	2.84	—	
	IDD5(on)	input signal is static Rrxt = 19.5 KΩ all outputs turn on	—	2.84	—	

*1 Channel-to-channel skew is defined by the formula below:

$$\Delta(\%) = \left[\frac{I_{out_n}}{(I_{out_0} + I_{out_1} + \dots + I_{out_3})} - 1 \right] * 100\%$$

*2 Chip-to-Chip skew is defined by the formula below:

$$\Delta(\%) = \left[\left(\frac{I_{out_0} + I_{out_1} + \dots + I_{out_3}}{4} \right) - (Ideal\ Output\ Current) \right] * 100\%$$

*3 Output voltage regulation is defined by the formula below:

$$\Delta(\%/V) = \left[\frac{I_{out_n}(@V_{out_n} = 3V) - I_{out_n}(@V_{out_n} = 1V)}{I_{out_n}(@V_{out_n} = 3V)} \right] * \frac{100\%}{3V - 1V}$$

*4 Supply voltage regulation is defined by the formula below:

$$\Delta(\%/V) = \left[\frac{I_{out_n}(@V_{DD} = 5.5V) - I_{out_n}(@V_{DD} = 3V)}{I_{out_n}(@V_{cc} = 3V)} \right] * \frac{100\%}{5.5V - 3V}$$

*5 IO excluded.

Electrical Characteristics (VDD = 3.3 V, Ta = 25°C unless otherwise noted)

CHARACTERISTIC	SYMBOL	CONDITION	MIN.	TYP.	MAX.	UNIT
Input Voltage "H" Level	VIH	CMOS logic level	0.7VDD	—	VDD	V
Input Voltage "L" Level	VIL	CMOS logic level	GND	—	0.3VDD	
Output Leakage Current	ILK	VOUT = 17 V	—	—	0.1	uA
Output Voltage (DO)	VOL	IOL = 3.9 mA	—	—	0.4	V
	VOH	IOH= 3.8 mA	VDD-0.4	—	—	
Output Current Skew (Channel-to-Channel) *1	dIOUT1	VOUT = 1.0 V Rrxt = 2340 Ω	—	±1	±3	%
Output Current Skew (Chip-to-Chip) *2	dIOUT2		—	±2	±6	%
Output Current Skew (Channel-to-Channel)*1	dIOUT3	VOUT = 1.0 V Rrxt = 19.5 KΩ	—	±1	±3	%
Output Current Skew (Channel-to-Channel)*2	dIOUT4		—	±2	±6	%
Output Voltage Regulation*3	% / VOUT	Rrxt = 2340 Ω VOUT = 1 V ~ 3 V	—	±0.1	—	% / V
Supply Voltage Regulation*4	% / VDD	Rrxt = 2340 Ω VDD = 3 V ~ 5.5 V	—	±0.6	±1	
Supply Current *5	IDD1(off)	all pins are open unless VDD and GND	—	1.97	—	mA
	IDD2(off)	input signal is static Rrxt = 2340 Ω all outputs turn off	—	5.22	—	
	IDD3(on)	input signal is static Rrxt = 2340 Ω all outputs turn on	—	5.22	—	
	IDD4(off)	input signal is static Rrxt = 19.5 KΩ all outputs turn off	—	2.74	—	
	IDD5(on)	input signal is static Rrxt = 19.5 KΩ all outputs turn on	—	2.79	—	

*1 Channel-to-channel skew is defined by the formula below:

$$\Delta(\%) = \left[\frac{I_{out_n}}{(I_{out_0} + I_{out_1} + \dots + I_{out_5})} - 1 \right] * 100\%$$

*2 Chip-to-Chip skew is defined by the formula below:

$$\Delta(\%) = \left[\left(\frac{(I_{out_0} + I_{out_1} + \dots + I_{out_5})}{4} - (Ideal\ Output\ Current) \right) \right] * 100\%$$

*3 Output voltage regulation is defined by the formula below:

$$\Delta(\%/V) = \left[\frac{I_{out_n}(@V_{out_n} = 3V) - I_{out_n}(@V_{out_n} = 1V)}{I_{out_n}(@V_{out_n} = 3V)} \right] * \frac{100\%}{3V - 1V}$$

*4 Supply voltage regulation is defined by the formula below:

$$\Delta(\%/V) = \left[\frac{I_{out_n}(@V_{DD} = 5.5V) - I_{out_n}(@V_{DD} = 3V)}{I_{out_n}(@V_{CC} = 3V)} \right] * \frac{100\%}{5.5V - 3V}$$

*5 IO excluded.

Switching Characteristics (VDD = 5.0V, Ta = 25°C unless otherwise noted)

CHARACTERISTIC		SYMBOL	CONDITION	MIN.	TYP.	MAX.	UNIT
Propagation Delay (‘L to ‘H’)	DCKI-to-DO	tpLH1	VIH = VDD VIL = GND Rnext = 2340 Ω VL = 5.0 V RL = 150 Ω CL = 13 pF	—	29	39	ns
	DCKI-to-DCKO	tpLH2		—	6.3	19	
	GCKI-to-GCKO	tpLH3		—	10.5	19	
	DI-to-DO @ Internal-latch control cycle	tpLH4		—	12	—	
Propagation Delay (‘H’ to ‘L’)	DCKI-to-DO	tpHL1		—	39	59	
	DCKI-to-DCKO	tpHL2		—	6.3	19	
	GCKI-to-GCKO	tpHL3		—	9	19	
Pulse Duration	DCKI	tw(DCK)		50	—	7200	
	GCKI	tw(GCK)		50	—	—	
	DI @ Internal-latch control cycle	twH(DI)		70	—	—	
	DI @ Internal-latch control cycle	twL(DI)		230	—	—	
Setup Time	DI	tsu(D)		10	—	—	
Hold Time	DI	th(D)		10	—	—	
DO/DCKO/GCKO Rise Time		tr(DO)		—	5	—	
DO/DCKO/GCKO Fall Time		tf(DO)		—	5	—	
Output Current Rise Time (fast)		Tor_f		—	10	—	
Output Current Fall Time (fast)		Tof_f	—	4	—		
Output Current Rise Time (slow)		Tor_s	—	90	—		
Output Current Fall Time (slow)		Tof_s	—	66	—		
DI Retiming @ Internal-latch control cycle		Tw_re	70	90	110		
Internal-latch Start Time		Tstart	220	—	—	us	
Internal-latch Stop Time *		Tstop	200	—	—	ns	
DCKI Freq.		F(DCKI)	0.07	—	10	MHz	
Internal OSC Freq.		F(OSC)	6.9	8.6	10.3	MHz	
GCKI Freq.		F(GCKI)	—	—	10	MHz	


* Tstop (min.) for cascade application must > “200ns + N*10ns” (N is the cascade number of drivers)

Switching Characteristics (VDD = 3.3V, Ta = 25°C unless otherwise noted)

CHARACTERISTIC		SYMBOL	CONDITION	MIN.	TYP.	MAX.	UNIT
Propagation Delay (‘L to ‘H’)	DCKI-to-DO	tpLH1	VIH = VDD VIL = GND Rnext = 2340 Ω VL = 5.0 V RL = 150 Ω CL = 13 pF	—	34	39	ns
	DCKI-to-DCKO	tpLH2		—	7.9	19	
	GCKI-to-GCKO	tpLH3		—	12	19	
	DI-to-DO @ Internal-latch control cycle	tpLH4		—	18	—	
Propagation Delay (‘H’ to ‘L’)	DCKI-to-DO	tpHL1		—	40	59	
	DCKI-to-DCKO	tpHL2		—	8.2	19	
	GCKI-to-GCKO	tpHL3		—	10.5	19	
Pulse Duration	DCKI	tw(DCK)		50	—	7200	
	GCKI	tw(GCK)		50	—	—	
	DI @ Internal-latch control cycle	twH(DI)		70	—	—	
	DI @ Internal-latch control cycle	twL(DI)		230	—	—	
Setup Time	DI	tsu(D)		10	—	—	
Hold Time	DI	th(D)		10	—	—	
DO/DCKO/GCKO Rise Time		tr(DO)		—	8.5	—	
DO/DCKO/GCKO Fall Time		tf(DO)		—	8.5	—	
Output Current Rise Time (fast)		Tor_f		—	13.4	—	
Output Current Fall Time (fast)		Tof_f	—	7.5	—		
Output Current Rise Time (slow)		Tor_s	—	153	—		
Output Current Fall Time (slow)		Tof_s	—	77	—		
DI Retiming @ Internal-latch control cycle		Tw_re	90	110	130		
Internal-latch Start Time		Tstart	220	—	—	us	
Internal-latch Stop Time *		Tstop	200	—	—	ns	
DCKI Freq.		F(DCKI)	0.07	—	10	MHz	
Internal OSC Freq.		F(OSC)	6.7	8.4	10.1	MHz	
GCKI Freq.		F(GCKI)	—	—	10	MHz	

* Tstop (min.) for cascade application must > “200ns + N*10ns” (N is the cascade number of drivers)


Switching Characteristics Test Circuit




Switching Characteristics Test Circuit

Timing Diagram


1. DCKI, DCKO - DI, DO



2. GCKI-GCKO



3. DCKI-DI & DI-DO @ Internal-latch control cycle



* Tstop (min.) for cascade application must > "200ns + N*10ns" (N is the cascade number of drivers)



Reference Resistor

The constant current values are determined by an external resistor placed between REXT pin and GND pin. The following formula is utilized to calculate the current value:

$$I_{out}(mA) = \frac{1.28 * 45.5}{R_{ext} (K\Omega)}$$



Where R_{ext} is a resistor placed between REXT and GND

For example, I_{out} is 25mA when R_{ext}=2340Ω and I_{out} is 3mA when R_{ext}=19.5 KΩ




Constant-Current Output

The current characteristics could maintain invariable in the influence of loading voltage. Therefore, the MY9221 could minimize the interference of different LED forward voltages and produce the constant current. The following figures illustrate the suitable output voltage should be determined in order to keep an excellent performance.




Serial Data Interface

The MY9221 transmits data from the DI pin on both rising and falling edge of the data clock (DCKI). After whole given serial data are shifted into 208-bit shift register, then the data can be loaded into the latch register by internal-latch function. The serial data will be shifted out from the DO pin on the synchronization of the rising and falling edge of DCKI.



Data Format

16-bit command data and 12x16-bit PWM data. (Total: 208-bit)



16-bit Command Data Description (CMD[15:0]) = D[207:192])

BIT No.	Name	DESCRIPTION	FUNCTION
CMD[15:11]	Temp	Not used	Please filled with all "0"
CMD[10]	hspd	lout Tr/Tf select	0 : lout slow mode 1 : lout fast mode
CMD[9:8]	bs[1:0]	Grayscale resolution select	00 : 8-bit grayscale application 01 : 12-bit grayscale application 10 : 14-bit grayscale application 11 : 16-bit grayscale application
CMD[7:5]	gck[2:0]	Internal oscillator freq. select	000 : original freq (8.6MHz) 001 : original freq/2 010 : original freq/4 011 : original freq/8 100 : original freq/16 101 : original freq/64 110 : original freq/128 111 : original freq/256 If CMD[3]=1, please set CMD[7:5]=000
CMD[4]	sep	Output waveform select	0 : MY-PWM output waveform (similar to traditional waveform) 1 : APDM output waveform
CMD[3]	osc	Grayscale clock source select	0 : internal oscillator (8.6MHz) (internal GCK source) 1 : external clock from GCKI pin (external GCK source)
CMD[2]	pol	Output polarity select	0 : work as LED driver 1 : work as MY-PWM/APDM generator
CMD[1]	cntset	Counter reset select	0 : free running mode 1 : counter reset mode (Only usable when osc = "1")
CMD[0]	onest	One-shot select	0 : frame cycle repeat mode 1 : frame cycle One-shot mode (Only usable when cntset = "1")


Note. About command data setting, please refer to page 19.

Grayscale data format


16-bit grayscale data for per channel (D[191:176], D[175:160], D[159:144], D[143:128]...D[15:0])

bs[1:0]	DESCRIPTION	PWM DATA FORMAT
00	8-bit grayscale mode	Fill the eight most significant bits with "0", Fill the eight least significant bits with 8-bit grayscale data.
01	12-bit grayscale mode	Fill the four most significant bits with "0", Fill the twelve least significant bits with 12-bit grayscale data.
10	14-bit grayscale mode	Fill the two most significant bits with "0", Fill the fourteen least significant bits with 14-bit grayscale data.
11	16-bit grayscale mode	Filled 16-bit grayscale data directly.


Data Format of 8-bit grayscale mode (bs[1:0]=00)




Data Format of 12-bit grayscale mode (bs[1:0]=01)



Data Format of 14-bit grayscale mode (bs[1:0]=10)




Data Format of 16-bit grayscale mode (bs[1:0]=11)



Internal-latch control cycle timing diagram

The steps to trigger internal-latch function are shown below:

1. After whole given serial data are shifted into shift register, keeping DCKI at a fixed level (no matter “high” or “low”) for more than 220us. ($T_{start} > 220\mu s$)
2. Send 4 DI pulses ($t_{wH(DI)} > 70ns$, $t_{wL(DI)} > 230ns$, T_{stop}^*)
3. Data is loaded into the latch register at 2nd falling edge of DI pulse




*** T_{stop} (min.) for cascade application must $> 200ns + N * 10ns$**
 (N is the cascade number of drivers)

Pulse retiming at Internal-latch control cycle

MY9221 provides DO signal retiming function which is fixed at $T_{w_re} = 90ns @ VDD = 5V$ under internal-latch control cycle to prevent variation of the duty ratio caused by long cascading


External Grayscale Clock Mode (CMD[3]=osc = "1")

When osc="1", users can use the external grayscale clock function. The grayscale clock is controlled by GCKI pin. Both the rising and falling edge of GCKI pulse can increase the grayscale counter by one. The MY9221 compare the grayscale data of each output with grayscale counter value. If the grayscale data is larger than grayscale counter value, the OUT will switch on. **The frequency of external clock can't be controlled by CMD[7:5], please set CMD[7:5]=000 if CMD[3] = "1".** Some timing constrains must be obeyed, which are shown below:




Free Running Mode

The first frame cycle after power-on will synchronize with the first Latch_GD signal (Latch_GD is the latch signal for grayscale data.). A new frame cycle for new grayscale data will start after the previous frame cycle completely finished. If the grayscale data doesn't change, the frame cycle will repeat again and again automatically. This mode ensures every frame cycle to be performed completely.




Grayscale Counter Reset Mode (Only usable when osc = "1" : external grayscale clock mode)

Every new frame cycle of new grayscale data will synchronize with the Latch_GD signal. Frame cycles of the same grayscale data will repeat again and again automatically until the next grayscale data is loaded. When the next grayscale data is loaded, it will force the previous frame stop running. This means that the previous frame cycle may not perform completely.



One-shot Mode (Only usable when cntset = "1" : grayscale counter reset mode)


Every new frame cycle of new grayscale data will synchronize with the Latch_GD signal. And one grayscale data will just perform only one complete frame cycle. After one complete cycle, the output current will turn off until next grayscale data is loaded.



Adaptive Pulse Density Modulation with Δ -Width Correction

Adaptive Pulse Density Modulation (APDM) with Δ -Width Correction is a technique to improve output current waveform distortion and increase visual refresh rate. The adaptive output waveform is controlled by the grayscale value automatically. When all outputs operate at high grayscale resolution (grayscale resolution $\geq 75\%$), the output waveform is divided into more segments to increase visual refresh rate. Otherwise the output waveform is divided into less segments at low grayscale resolution to improve output current linearity. (grayscale resolution $< 75\%$). And the Δ -Width Correction ($\Delta \neq 0$) is used to compensate the non-ideal output current transient response.

(e.g. 16-bit grayscale application, $\Delta \neq 0$)



Command Data Setting for Different Application

1. Grayscale Clock from Internal Oscillator

Grayscale	CMD[15:11]	CMD[10]	CMD[9:8]	CMD[7:5]	CMD[4]	CMD[3]	CMD[2]	CMD[1]	CMD[0]	Image refresh
	temp	hspd	bs[1:0]	gck[2:0]	sep	osc	pol	cntset	onest	Rate(Hz)
16-bit	00000	d	11	000	1	0	d	0	0	1,001
16-bit	00000	d	11	011	1	0	d	0	0	125
14-bit	00000	d	10	000	1	0	d	0	0	4,004
14-bit	00000	d	10	011	1	0	d	0	0	500
12-bit	00000	d	01	000	1	0	d	0	0	16,016
12-bit	00000	d	01	100	1	0	d	0	0	1,001
12-bit	00000	d	01	101	1	0	d	0	0	250
8-bit	00000	d	00	000	1	0	d	0	0	256,250
8-bit	00000	d	00	100	1	0	d	0	0	16,016
8-bit	00000	d	00	101	1	0	d	0	0	4,004
8-bit	00000	d	00	111	1	0	d	0	0	1,001
8-bit	00000	d	00	000	0	0	d	0	0	32,031
8-bit	00000	d	00	011	0	0	d	0	0	4,004


2. Grayscale Clock from External GCKI Pin

Grayscale	CMD[15:11]	CMD[10]	CMD[9:8]	CMD[7:5]	CMD[4]	CMD[3]	CMD[2]	CMD[1]	CMD[0]	GCKI Freq. (MHz)	Image refresh Rate(Hz)
	temp	hspd	bs[1:0]	gck[2:0]	sep	osc	pol	cntset	onest		
16-bit	00000	d	11	000	1	1	d	0	0	10	2,441
16-bit	00000	d	11	000	1	1	d	0	0	2	488
14-bit	00000	d	10	000	1	1	d	0	0	10	9,766
14-bit	00000	d	10	000	1	1	d	0	0	2	1,953
12-bit	00000	d	01	000	1	1	d	0	0	10	39,063
12-bit	00000	d	01	000	1	1	d	0	0	2	7,813
8-bit	00000	d	00	000	1	1	d	0	0	10	625,000
8-bit	00000	d	00	000	1	1	d	0	0	2	125,000
8-bit	00000	d	00	000	0	1	d	0	0	10	78,125
8-bit	00000	d	00	000	0	1	d	0	0	2	15,625


Note. "d" means don't care. (It depends on application.)

Application Diagram

1. Work as LED driver with system supply voltage = 5V (Set CMD[2] = "L")
Use internal grayscale clock & Internal-latch function



2. Work as LED driver with system supply voltage = 12V/24V (Set CMD[2] = "L")
Use internal grayscale clock & Internal-latch function



Power Dissipation

When the 12 output channels are turned on, the practical power dissipation is determined by the following equation:


(“Vout” is the output voltage @ turn-on and “Duty” is the percentage of turn-on.)

$$PD (practical) = V_{DD} \times I_{DD} + V_{outA3} \times I_{outA3} \times DutyA3 + \dots + V_{outC0} \times I_{outC0} \times DutyC0$$

In secure operating conditions, the power consumption of an integrated chip should be less than the maximum permissible power dissipation which is determined by the package types and ambient temperature. The formula for maximum power dissipation is described as follows:


$$PD (max) = \frac{T_j(max)(\text{°C}) - T_a(\text{°C})}{R_{th(j-a)}(\text{°C/Watt})}$$

The PD(max) declines as the ambient temperature rises. Therefore, suitable operating conditions should be designed with caution according to the chosen package and the ambient temperature. The following figure illustrates the relation between the maximum power dissipation and the ambient temperature in the three different packages.



Package Outline Dimension

SOP-236mil-1.0mm




SYMBOL	DIMENSION(mm)		SYMBOL	DIMENSION(mm)	
	MIN.	MAX.		MIN.	MAX.
A	12.9	13.1	C3	0.05	0.2
A1	0.30	0.50	C4	0.80TYP	
A2	1.00TYP		D	0.95TYP	
A3	0.8TYP		D1	0.33	0.73
B	7.60	8.20	R1	0.2TYP	
B1	5.90	6.10	R2	0.2TYP	
B2			$\theta 1$	8°TYP	
C		2.20	$\theta 2$	10°TYP	
C1	1.70	1.90	$\theta 3$	4°TYP	
C2	0.15	0.30	$\theta 4$	5°TYP	

Package Outline Dimension


SSOP24-150mil-0.635mm

Unit: inch



Package Outline Dimension

QFN20-4mmx4mm




UNIT : mm

SYMBOLS	MIN.	NOM.	MAX.
A	0.70	0.75	0.80
A1	0.00	0.02	0.05
A3	0.203 REF.		
b	0.20	0.25	0.30
D	4.00 BSC		
E	4.00 BSC		
e	0.50 BSC.		
K	0.20	—	—

UNIT : mm

Package Outline Dimension

TSSOP24-173mil-0.65mm (EP)



VARIATIONS (ALL DIMENSIONS SHOWN IN MM)

SYMBOLS	MIN.	NOM.	MAX.
A	-	-	1.20
A1	0.00	-	0.15
A2	0.80	1.00	1.05
b	0.19	-	0.30
D	7.70	7.80	7.90
E1	4.30	4.40	4.50
E	6.40 BSC		
a	0.65 BSC		
L1	1.00 REF		
L	0.45	0.60	0.75
S	0.20	-	-
θ	0°	-	8°

THERMALLY ENHANCED DIMENSIONS(SHOWN IN MM)

PAD SIZE	E2		D1	
	MIN.	MAX.	MIN.	MAX.
112X18E	2.28	2.85	3.70	4.62

NOTES:

- JEDEC OUTLINE :
STANDARD : MO-153 AD REV.F
THERMALLY ENHANCED : MO-153 ADT REV.F
- DIMENSION 'D' DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH, PROTRUSIONS OR GATE BURRS SHALL NOT EXCEED 0.15 PER SIDE.
- DIMENSION 'E1' DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.25 PER SIDE.
- DIMENSION 'b' DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 MM TOTAL IN EXCESS OF THE 'b' DIMENSION AT MAXIMUM MATERIAL CONDITION. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OF THE FOOT. MINIMUM SPACE BETWEEN PROTRUSION AND ADJACENT LEAD IS 0.07 MM.
- DIMENSIONS 'D' AND 'E1' TO BE DETERMINED AT DATUM PLANE \square .

The products listed herein are designed for ordinary electronic applications, such as electrical appliances, audio-visual equipment, communications devices and so on. Hence, it is advisable that the devices should not be used in medical instruments, surgical implants, aerospace machinery, nuclear power control systems, disaster/crime-prevention equipment and the like. Misusing those products may directly or indirectly endanger human life, or cause injury and property loss.

MY-Semi Inc. will not take any responsibilities regarding the misuse of the products mentioned above. Anyone who purchases any products described herein with the above-mentioned intention or with such misused applications should accept full responsibility and indemnify. MY-Semi Inc. and its distributors and all their officers and employees shall defend jointly and severally against any and all claims and litigation and all damages, cost and expenses associated with such intention and manipulation.