## STM32L062K8



# Ultra-low-power 32-bit MCU ARM<sup>®</sup>-based Cortex<sup>®</sup>-M0+, 64 KB Flash, 8 KB SRAM, 2 KB EEPROM,USB, ADC, DAC, AES

Datasheet - production data

#### **Features**

- Ultra-low-power platform
  - 1.65 V to 3.6 V power supply
  - -40 to 125 °C temperature range
  - 0.27 μA Standby mode (2 wakeup pins)
  - 0.4 μA Stop mode (16 wakeup lines)
  - 0.8 µA Stop mode + RTC + 8 KB RAM retention
  - 139 μA/MHz Run mode at 32 MHz
  - 3.5 µs wakeup time (from RAM)
  - 5 μs wakeup time (from Flash)
- Core: ARM<sup>®</sup> 32-bit Cortex<sup>®</sup>-M0+ with MPU
  - From 32 kHz up to 32 MHz max.
  - 0.95 DMIPS/MHz
- Reset and supply management
  - Ultra-safe, low-power BOR (brownout reset) with 5 selectable thresholds
  - Ultralow power POR/PDR
  - Programmable voltage detector (PVD)
- Clock sources
  - 32 kHz oscillator for RTC with calibration
  - High speed internal 16 MHz factory-trimmed RC (+/- 1%)
  - Internal low-power 37 kHz RC
  - Internal multispeed low-power 65 kHz to 4.2 MHz RC
  - Internal self calibration of 48 MHz RC for USB
  - PLL for CPU clock
- · Pre-programmed bootloader
  - USART, SPI supported
- Development support
  - Serial wire debug supported
- Up to 51 fast I/Os (45 I/Os 5V tolerant)
- Memories
  - 64 KB Flash with ECC
  - 8 KB RAM
  - 2 KB of data EEPROM with ECC
  - 20-byte backup register
  - Sector protection against R/W operation



UFQFPN32 5x5 mm

- Rich Analog peripherals (down to 1.8 V)
  - 12-bit ADC 1.14 Msps up to 16 channels (down to 1.65 V)
  - 12-bit 1 channel DAC with output buffers (down to 1.8 V)
  - 2x ultra-low-power comparators (window mode and wake up capability, down to 1.8 V)
- Up to 24 capacitive sensing channels supporting touchkey, linear and rotary touch sensors
- 7-channel DMA controller, supporting ADC, SPI, I2C, USART, DAC, Timers, AES
- 8x peripherals communication interface
- 1x USB 2.0 crystal-less, battery charging detection and LPM
- 2x USART (ISO 7816, IrDA) 1x UART (low power)
- 2x SPI 16 Mbits/s
- 2x I2C (SMBus/PMBus)
- 9x timers: 1x 16-bit with up to 4 channels, 2x 16-bit with up to 2 channels, 1x 16-bit ultra-low-power timer, 1x SysTick, 1x RTC, 1x 16-bit basic for DAC, and 2x watchdogs (independent/window)
- CRC calculation unit, 96-bit unique ID
- True RNG and firewall protection
- Hardware Encryption Engine AES 128-bit
- All packages are ECOPACK<sup>®</sup>2

Contents STM32L062K8

## **Contents**

1	Intro	duction
2	Desc	ription
	2.1	Device overview
	2.2	Ultra-low-power device continuum
3	Func	tional overview13
	3.1	Low-power modes
	3.2	Interconnect matrix
	3.3	ARM® Cortex®-M0+ core with MPU
	3.4	Reset and supply management
		3.4.1 Power supply schemes
		3.4.2 Power supply supervisor
		3.4.3 Voltage regulator
		3.4.4 Boot modes
	3.5	Clock management
	3.6	Low-power real-time clock and backup registers
	3.7	General-purpose inputs/outputs (GPIOs)
	3.8	Memories
	3.9	Direct memory access (DMA)
	3.10	Analog-to-digital converter (ADC)24
	3.11	Temperature sensor
		3.11.1 Internal voltage reference (V <sub>REFINT</sub> )
	3.12	Digital-to-analog converter (DAC)
	3.13	Ultra-low-power comparators and reference voltage
	3.14	System configuration controller
	3.15	Touch sensing controller (TSC)
	3.16	AES
	3.17	Timers and watchdogs
		3.17.1 General-purpose timers (TIM2, TIM21 and TIM22)
		3.17.2 Low-power Timer (LPTIM)
		3.17.3 Basic timer (TIM6)



		3.17.4	SysTick timer	29
		3.17.5	Independent watchdog (IWDG)	29
		3.17.6	Window watchdog (WWDG)	30
	3.18	Comm	unication interfaces	. 30
		3.18.1	I2C bus	30
		3.18.2	Universal synchronous/asynchronous receiver transmitter (USART)	31
		3.18.3	Low-power universal asynchronous receiver transmitter (LPUART) .	31
		3.18.4	Serial peripheral interface (SPI)/Inter-integrated sound (I2S)	32
		3.18.5	Universal serial bus (USB)	32
	3.19	Clock	recovery system (CRS)	. 33
	3.20	Cyclic	redundancy check (CRC) calculation unit	. 33
	3.21	Serial	wire debug port (SW-DP)	. 33
4	Pin c	lescript	tions	. 34
_	Mana			40
5	wem	ory ma	pping	. 40
6	Elect	trical ch	naracteristics	. 41
	6.1	Param	eter conditions	. 41
		6.1.1	Minimum and maximum values	41
		6.1.2	Typical values	41
		6.1.3	Typical curves	41
		6.1.4	Loading capacitor	41
		6.1.5	Pin input voltage	41
		6.1.6	Power supply scheme	42
		6.1.7	Current consumption measurement	42
	6.2	Absolu	ite maximum ratings	. 43
	6.3	Opera	ting conditions	. 45
		6.3.1	General operating conditions	45
		6.3.2	Embedded reset and power control block characteristics	46
		6.3.3	Embedded internal reference voltage	48
		6.3.4	Supply current characteristics	49
		6.3.5	Wakeup time from low-power mode	58
		6.3.6	External clock source characteristics	59
		6.3.7	Internal clock source characteristics	62
		6.3.8	PLL characteristics	65
		6.3.9	Memory characteristics	65

9	Revi	sion his	tory	. 98
8	Orde	ering inf	ormation	. 97
		7.2.1	Reference document	96
	7.2	Therma	al characteristics	
		7.1.1	UFQFPN32 5 x 5 mm package	93
	7.1	Packag	ge mechanical data	. 93
7	Pack	age cha	aracteristics	. 93
		6.3.20	Communications interfaces	84
		6.3.19	Timer characteristics	
		6.3.18	Comparators	81
		6.3.17	Temperature sensor characteristics	81
		6.3.16	DAC electrical specifications	79
		6.3.15	12-bit ADC characteristics	75
		6.3.14	NRST pin characteristics	74
		6.3.13	I/O port characteristics	
		6.3.12	I/O current injection characteristics	
		6.3.11	Electrical sensitivity characteristics	68
		6.3.10	EMC characteristics	67

STM32L062K8 List of tables

## List of tables

Table 1.	Ultra-low-power STM32L062K8 device features and peripheral counts	10
Table 2.	Functionalities depending on the operating power supply range	15
Table 3.	CPU frequency range depending on dynamic voltage scaling	15
Table 4.	Functionalities depending on the working mode	
	(from Run/active down to standby)	
Table 5.	STM32L0xx peripherals interconnect matrix	18
Table 6.	Temperature sensor calibration values	25
Table 7.	Internal voltage reference measured values	26
Table 8.	Capacitive sensing GPIOs available on STM32L062K8 devices	27
Table 9.	Timer feature comparison	
Table 10.	Comparison of I2C analog and digital filters	
Table 11.	STM32L062K8 I <sup>2</sup> C implementation	
Table 12.	USART implementation	
Table 13.	SPI/I2S implementation	
Table 14.	Legend/abbreviations used in the pinout table	
Table 15.	STM32L062K8 pin definitions	
Table 16.	Alternate functions for port A	
Table 17.	Alternate functions for port B	
Table 18.	Voltage characteristics	
Table 19.	Current characteristics	
Table 20.	Thermal characteristics	
Table 21.	General operating conditions	
Table 22.	Embedded reset and power control block characteristics.	
Table 23.	Embedded internal reference voltage calibration values	
Table 24.	Embedded internal reference voltage	
Table 25.	Current consumption in Run mode, code with data processing running from Flash	
Table 26.	Current consumption in Run mode, code with data processing running from RAM	
Table 27.	Current consumption in Sleep mode	
Table 28.	Current consumption in Low-power Run mode	
Table 29.	Current consumption in Low-power Sleep mode	
Table 30.	Typical and maximum current consumptions in Stop mode	
Table 31.	Typical and maximum current consumptions in Standby mode	
Table 32.	Average current consumption during wakeup	
Table 33.	Peripheral current consumption in run or Sleep mode	
Table 34.	Peripheral current consumption in Stop and Standby mode	
Table 35.	Low-power mode wakeup timings	
Table 36.	Low-speed external user clock characteristics	
Table 37.	LSE oscillator characteristics	
Table 38.	16 MHz HSI16 oscillator characteristics	
Table 39.	HSI48 oscillator characteristics.	
Table 40.	LSI oscillator characteristics	
Table 41.	MSI oscillator characteristics	
Table 42.	PLL characteristics	
Table 43.	RAM and hardware registers	
Table 44.	Flash memory and data EEPROM characteristics	
Table 44.	Flash memory and data EEPROM endurance and retention	66
Table 46.	EMS characteristics	
Table 40.	EMI characteristics	
Table T1.		



List of tables STM32L062K8

ESD absolute maximum ratings	86
Electrical sensitivities	39
I/O current injection susceptibility	39
I/O static characteristics	<b>7</b> 0
Output voltage characteristics	<b>7</b> 2
I/O AC characteristics	<b>7</b> 3
NRST pin characteristics	<b>'</b> 4
ADC characteristics	<b>'</b> 5
$R_{AIN}$ max for $f_{ADC}$ = 14 MHz	7
DAC characteristics	<b>'</b> 9
Temperature sensor calibration values	31
Temperature sensor characteristics	31
Comparator 1 characteristics	31
Comparator 2 characteristics	32
TIMx characteristics	33
I2C analog filter characteristics	34
SPI characteristics in voltage Range 1	35
SPI characteristics in voltage Range 2	36
SPI characteristics in voltage Range 3	37
I2S characteristics	39
USB startup time	<b>)</b> 1
USB: full speed electrical characteristics	)2
UFQFPN32, 5 x 5 mm, 32-pin package mechanical data	)4
Thermal characteristics	<del>)</del> 6
STM32L062K8 ordering information scheme	<del>)</del> 7
Document revision history	98
	ESD absolute maximum ratings Electrical sensitivities  I/O current injection susceptibility  I/O static characteristics  Output voltage characteristics  I/O AC characteristics  NRST pin characteristics  ADC characteristics  RAIN max for fADC = 14 MHz.  ADC accuracy  DAC characteristics  Temperature sensor calibration values  Temperature sensor characteristics  Comparator 1 characteristics  Comparator 2 characteristics  TIMx characteristics  SPI characteristics  SPI characteristics in voltage Range 1  SPI characteristics in voltage Range 2  SPI characteristics in voltage Range 3  I2S characteristics in voltage Range 3  I2S characteristics  USB startup time.  USB DC electrical characteristics  USB startup time.  USB DC electrical characteristics  USB: full speed electrical characteristics  Thermal characteristics  STM32L062K8 ordering information scheme  Document revision history

STM32L062K8 List of figures

## List of figures

Figure 1.	STM32L062K8 block diagram	11
Figure 2.	Clock tree	
Figure 3.	STM32L062K8 UFQFPN32 pinout	34
Figure 4.	Memory map	40
Figure 5.	Pin loading conditions	41
Figure 6.	Pin input voltage	41
Figure 7.	Power supply scheme	42
Figure 8.	Current consumption measurement scheme	42
Figure 9.	IDD vs VDD, at TA= 25/55/85/105 °C, Run mode, code running from	
	Flash memory, Range 2, HSI16, 1WS	50
Figure 10.	IDD vs VDD, at TA= 25/55/ 85/105 °C, Low-power run mode, code running	
	from RAM, Range 3, MSI (Range 0) at 64 KHz, 0 WS	53
Figure 11.	IDD vs VDD, at TA= 25/55/ 85/105 °C, Stop mode with RTC enabled	
	and running on LSE Low drive	54
Figure 12.	IDD vs VDD, at TA= 25/55/85/105 °C, Stop mode with RTC disabled,	
	all clocks off	54
Figure 13.	Low-speed external clock source AC timing diagram	
Figure 14.	Typical application with a 32.768 kHz crystal	
Figure 15.	HSI16 minimum and maximum value versus temperature	
Figure 16.	VIH/VIL versus VDD (CMOS I/Os)	
Figure 17.	VIH/VIL versus VDD (TTL I/Os)	
Figure 18.	I/O AC characteristics definition	
Figure 19.	Recommended NRST pin protection	
Figure 20.	ADC accuracy characteristics	
Figure 21.	Typical connection diagram using the ADC	
Figure 22.	12-bit buffered/non-buffered DAC	
Figure 23.	SPI timing diagram - slave mode and CPHA = 0	
Figure 24.	SPI timing diagram - slave mode and CPHA = 1 <sup>(1)</sup>	88
Figure 25.	SPI timing diagram - master mode <sup>(1)</sup>	88
Figure 26.	I <sup>2</sup> S slave timing diagram (Philips protocol) <sup>(1)</sup>	90
Figure 27.	I <sup>2</sup> S master timing diagram (Philips protocol) <sup>(1)</sup>	
Figure 28.	USB timings: definition of data signal rise and fall time	
Figure 29.	UFQFPN32, 5 x 5 mm, 32-pin package outline	
Figure 30.	UFQFPN32 recommended footprint	
Figure 31.	UFQFPN32 marking (package top view)	
Figure 32.	Thermal resistance	96



Introduction STM32L062K8

## 1 Introduction

The ultra-low-power STM32L062K8 includes devices in a 32-pin package. Depending on the device chosen, different sets of peripherals are included, the description below gives an overview of the complete range of peripherals proposed in this family.

These features make the ultra-low-power STM32L062K8 microcontroller suitable for a wide range of applications:

- Gas/water meters and industrial sensors
- Healthcare and fitness equipment
- · Remote control and user interface
- · PC peripherals, gaming, GPS equipment
- Alarm system, wired and wireless sensors, video intercom

This STM32L062K8 datasheet should be read in conjunction with the STM32L0x2xx reference manual (RM0376).

For information on the ARM<sup>®</sup> Cortex<sup>®</sup>-M0+ core please refer to the Cortex<sup>®</sup>-M0+ Technical Reference Manual, available from the www.arm.com website.

Figure 1 shows the general block diagram of the device family.

STM32L062K8 Description

## 2 Description

The ultra-low-power STM32L062K8 incorporates the connectivity power of the universal serial bus (USB 2.0 crystal-less) with the high-performance ARM® Cortex®-M0+ 32-bit RISC core operating at a 32 MHz frequency, a memory protection unit (MPU), high-speed embedded memories (64 Kbytes of Flash program memory, 2 Kbytes of data EEPROM and 8 Kbytes of RAM) plus an extensive range of enhanced I/Os and peripherals.

The STM32L062K8 device provides high power efficiency for a wide range of performance. It is achieved with a large choice of internal and external clock sources, an internal voltage adaptation and several low-power modes.

The STM32L062K8 device offers several analog features, one 12-bit ADC with hardware oversampling, one DAC, two ultra-low-power comparators, AES, several timers, one low-power timer (LPTIM), three general-purpose 16-bit timers and one basic timer, one RTC and one SysTick which can be used as timebases. It also features two watchdogs, one watchdog with independent clock and window capability and one window watchdog based on bus clock.

Moreover, the STM32L062K8 device embeds standard and advanced communication interfaces: up to two I2Cs, two SPIs, one I2S, two USARTs, a low-power UART (LPUART), and a crystal-less USB. The devices offer up to 24 capacitive sensing channels to simply add touch sensing functionality to any application.

The STM32L062K8 also includes a real-time clock and a set of backup registers that remain powered in Standby mode.

The ultra-low-power STM32L062K8 device operates from a 1.8 to 3.6 V power supply (down to 1.65 V at power down) with BOR and from a 1.65 to 3.6 V power supply without BOR option. It is available in the -40 to +105 °C temperature range, extended to 125 °C in low-power dissipation state. A comprehensive set of power-saving modes allows the design of low-power applications.







Description STM32L062K8

## 2.1 Device overview

Table 1. Ultra-low-power STM32L062K8 device features and peripheral counts

	pheral	STM32L062K8				
Flash (Kbytes)		64				
Data EEPROM (Kb	ytes)	2				
RAM (Kbytes)		8				
AES		1				
	General-purpose	3				
Timers	Basic	1				
	LPTIMER	1				
RTC/SYSTICK	K/IWDG/WWDG	1/1/1	1/1			
	SPI/(I2S)	2/(1	1)			
	I <sup>2</sup> C	2				
Communication interfaces	USART	2				
	LPUART	1				
	USB/(USB_VDD)	1/(1)				
GPIOs	•	37	51			
Clocks: HSE/LSE/H	HSI/MSI/LSI	0/1/1/1				
12-bit synchronize Number of channe		1 10	1 16			
12-bit DAC Number of channe	ls	1 1				
Comparators		2				
Capacitive sensing	g channels	17	24			
Max. CPU frequence	су	32 MHz				
Operating voltage		1.8 V to 3.6 V (down to 1.65 V at power-down) with BOR option 1.65 V to 3.6 V without BOR option				
Operating tempera	tures	Ambient temperature: -40 to +105 °C Junction temperature: -40 to +125 °C				
Packages		UFQFF	PN32			

STM32L062K8 Description





Figure 1. STM32L062K8 block diagram

Description STM32L062K8

## 2.2 Ultra-low-power device continuum

The ultra-low-power family offers a large choice of core and features, from proprietary 8-bit core to up ARM® Cortex®-M3, including ARM® Cortex®-M0+. The STM32Lx series are the best choice to answer your needs in terms of ultra-low-power features. The STM32 Ultra-low-power series are the best solution for applications such as gaz/water meter, keyboard/mouse or fitness and healthcare application. Several built-in features like LCD drivers, dual-bank memory, low-power Run mode, operational amplifiers, AES 128-bit, DAC, crystal-less USB and many other definitely help you building a highly cost optimized application by reducing BOM cost. STMicroelectronics, as a reliable and long-term manufacturer, ensures as much as possible pin-to-pin compatibility between all STM8Lx and STM32Lx on one hand, and between all STM32Lx and STM32Fx on the other hand. Thanks to this unprecedented scalability, your legacy application can be upgraded to respond to the latest market feature and efficiency requirements.



## 3 Functional overview

## 3.1 Low-power modes

The ultra-low-power STM32L062K8 supports dynamic voltage scaling to optimize its power consumption in Run mode. The voltage from the internal low-drop regulator that supplies the logic can be adjusted according to the system's maximum operating frequency and the external voltage supply.

There are three power consumption ranges:

- Range 1 (V<sub>DD</sub> range limited to 1.71-3.6 V), with the CPU running at up to 32 MHz
- Range 2 (full V<sub>DD</sub> range), with a maximum CPU frequency of 16 MHz
- Range 3 (full V<sub>DD</sub> range), with a maximum CPU frequency limited to 4.2 MHz

Seven low-power modes are provided to achieve the best compromise between low-power consumption, short startup time and available wakeup sources:

#### Sleep mode

In Sleep mode, only the CPU is stopped. All peripherals continue to operate and can wake up the CPU when an interrupt/event occurs. Sleep mode power consumption at 16 MHz is about 1 mA with all peripherals off.

#### Low-power run mode

This mode is achieved with the multispeed internal (MSI) RC oscillator set to the low-speed clock (max 131 kHz), execution from SRAM or Flash memory, and internal regulator in low-power mode to minimize the regulator's operating current. In Low-power run mode, the clock frequency and the number of enabled peripherals are both limited.

#### • Low-power sleep mode

This mode is achieved by entering Sleep mode with the internal voltage regulator in low-power mode to minimize the regulator's operating current. In Low-power sleep mode, both the clock frequency and the number of enabled peripherals are limited; a typical example would be to have a timer running at 32 kHz.

When wakeup is triggered by an event or an interrupt, the system reverts to the Run mode with the regulator on.

#### Stop mode with RTC

The Stop mode achieves the lowest power consumption while retaining the RAM and register contents and real time clock. All clocks in the  $V_{CORE}$  domain are stopped, the PLL, MSI RC and HSI RC oscillators are disabled. The LSE or LSI is still running. The voltage regulator is in the low-power mode.

Some peripherals featuring wakeup capability can enable the HSI RC during Stop mode to detect their wakeup condition.

The device can be woken up from Stop mode by any of the EXTI line, in  $3.5 \,\mu s$ , the processor can serve the interrupt or resume the code. The EXTI line source can be any GPIO. It can be the PVD output, the comparator 1 event or comparator 2 event

(if internal reference voltage is on), it can be the RTC alarm/tamper/timestamp/wakeup events, the USB/USART/I2C/LPUART/LPTIMER wakeup events.

#### Stop mode without RTC

The Stop mode achieves the lowest power consumption while retaining the RAM and register contents. All clocks are stopped, the PLL, MSI RC, HSI and LSI RC and LSE crystal oscillators are disabled.

Some peripherals featuring wakeup capability can enable the HSI RC during Stop mode to detect their wakeup condition.

The voltage regulator is in the low-power mode. The device can be woken up from Stop mode by any of the EXTI line, in 3.5  $\mu$ s, the processor can serve the interrupt or resume the code. The EXTI line source can be any GPIO. It can be the PVD output, the comparator 1 event or comparator 2 event (if internal reference voltage is on). It can also be wakened by the USB/USART/I2C/LPUART/LPTIMER wakeup events.

#### Standby mode with RTC

The Standby mode is used to achieve the lowest power consumption and real time clock. The internal voltage regulator is switched off so that the entire  $V_{CORE}$  domain is powered off. The PLL, MSI RC and HSI RC oscillators are also switched off. The LSE or LSI is still running. After entering Standby mode, the RAM and register contents are lost except for registers in the Standby circuitry (wakeup logic, IWDG, RTC, LSI, LSE Crystal 32 KHz oscillator, RCC\_CSR register).

The device exits Standby mode in 60 µs when an external reset (NRST pin), an IWDG reset, a rising edge on one of the three WKUP pins, RTC alarm (Alarm A or Alarm B), RTC tamper event, RTC timestamp event or RTC Wakeup event occurs.

#### Standby mode without RTC

The Standby mode is used to achieve the lowest power consumption. The internal voltage regulator is switched off so that the entire  $V_{CORE}$  domain is powered off. The PLL, MSI RC, HSI and LSI RC and LSE crystal oscillators are also switched off. After entering Standby mode, the RAM and register contents are lost except for registers in the Standby circuitry (wakeup logic, IWDG, RTC, LSI, LSE Crystal 32 KHz oscillator, RCC\_CSR register).

The device exits Standby mode in 60 µs when an external reset (NRST pin) or a rising edge on one of the three WKUP pin occurs.

Note: The RTC, the IWDG, and the corresponding clock sources are not stopped automatically by entering Stop or Standby mode.

Table 2. Functionalities depending on the operating power supply range

	Functionalities depending on the operating power supply range						
Operating power supply range	DAC and ADC operation	Dynamic voltage scaling range	I/O operation	USB			
V <sub>DD</sub> = 1.65 to 1.71 V	ADC only, conversion time up to 570 ksps	Range 2 or range 3	Degraded speed performance	Not functional			
V <sub>DD</sub> = 1.71 to 1.8 V <sup>(1)</sup>	ADC only, conversion time up to 1.14 Msps	Range 1, range 2 or range 3	Degraded speed performance	Functional <sup>(2)</sup>			
$V_{DD}$ = 1.8 to 2.0 $V^{(1)}$	Conversion time up to 1.14 Msps	Range1, range 2 or range 3	Degraded speed performance	Functional <sup>(2)</sup>			
V <sub>DD</sub> = 2.0 to 2.4 V	Conversion time up to 1.14 Msps	Range 1, range 2 or range 3	Full speed operation	Functional <sup>(2)</sup>			
V <sub>DD</sub> = 2.4 to 3.6 V	Conversion time up to 1.14 Msps	Range 1, range 2 or range 3	Full speed operation	Functional <sup>(2)</sup>			

<sup>1.</sup> CPU frequency changes from initial to final must respect "fcpu initial <4\*fcpu final". It must also respect 5  $\mu$ s delay between two changes. For example to switch from 4.2 MHz to 32 MHz, you can switch from 4.2 MHz to 16 MHz, wait 5  $\mu$ s, then switch from 16 MHz to 32 MHz.

Table 3. CPU frequency range depending on dynamic voltage scaling

CPU frequency range	Dynamic voltage scaling range
16 MHz to 32 MHz (1ws) 32 kHz to 16 MHz (0ws)	Range 1
8 MHz to 16 MHz (1ws) 32 kHz to 8 MHz (0ws)	Range 2
32 kHz to 4.2 MHz (0ws)	Range 3

<sup>2.</sup> To be USB compliant from the I/O voltage standpoint, the minimum  $\rm V_{\rm DD\_USB}$  is 3.0 V.

Table 4. Functionalities depending on the working mode (from Run/active down to standby) <sup>(1)</sup>

		Transactive	Low-	Low-		Stop		Standby
IPs	Run/Active	Sleep	power run	power sleep		Wakeup capability		Wakeup capability
CPU	Υ		Y					
Flash memory	0	0	0	0				
RAM	Υ	Υ	Y	Υ	Υ			
Backup registers	Υ	Υ	Y	Y	Υ		Υ	
EEPROM	0	0	0	0				
Brown-out reset (BOR)	0	0	0	0	0	0	0	0
DMA	0	0	0	0				
Programmable Voltage Detector (PVD)	0	0	0	0	0	0	-	
Power-on/down reset (POR/PDR)	Y	Y	Y	Y	Υ	Y	Υ	Y
High Speed Internal (HSI)	0	0			(2)			
Low Speed Internal (LSI)	0	0	0	0	0		0	
Low Speed External (LSE)	0	0	0	0	0		0	
Multi-Speed Internal (MSI)	0	0	Y	Y				
Inter-Connect Controller	Y	Y	Y	Y	Υ			
RTC	0	0	0	0	0	0	0	
RTC Tamper	0	0	0	0	0	0	0	0
Auto WakeUp (AWU)	0	0	0	0	0	0	0	0
USB	0	0				0		
USART	0	0	0	0	O <sup>(3)</sup>	0		
LPUART	0	0	0	0	O <sup>(3)</sup>	0		
SPI	0	0	0	0				
I2C	0	0	0	0	O <sup>(4)</sup>	0		
ADC	0	0	0	0				
DAC	0	0	0	0	0			
Temperature sensor	0	0	0	0	0			

Table 4. Functionalities depending on the working mode (from Run/active down to standby) (continued)(1)

			Low-	Low-		Stop	5	Standby
IPs	Run/Active	Sleep	power run	power sleep		Wakeup capability		Wakeup capability
Comparators	0	0	0	0	0	0		
16-bit timers	0	0	0	0				
LPTIMER	0	0	0	0	0	0		
IWDG	0	0	0	0	0	0	0	0
WWDG	0	0	0	0				
Touch sensing controller (TSC)	0	0						
SysTick Timer	0	0	0	0				
GPIOs	0	0	0	0	0	0		2 pins
Wakeup time to Run mode	0 μs	0.36 µs	3 µs	32 µs		3.5 µs		50 µs
						4 μΑ (No ) V <sub>DD</sub> =1.8 V		28 μΑ (No ) V <sub>DD</sub> =1.8 V
Consumption V <sub>DD</sub> =1.8 to 3.6 V	3.6 V 140 μA/MHz 37 μA/Mŀ	Down to	Down to	Down to	0.8 μA (with RTC) V <sub>DD</sub> =1.8 V		0.65 μA (with RTC) V <sub>DD</sub> =1.8 V	
(Typ)		(from Flash)	8 μΑ	4.5 μA		4 μA (No ) V <sub>DD</sub> =3.0 V		29 μΑ (No ) V <sub>DD</sub> =3.0 V
						(with RTC) DD=3.0 V		5 μA (with ) V <sub>DD</sub> =3.0 V

Legend:

- 2. Some peripherals with wakeup from Stop capability can request HSI to be enabled. In this case, HSI is woken up by the peripheral, and only feeds the peripheral which requested it. HSI is automatically put off when the peripheral does not need it anymore.
- 3. UART and LPUART reception is functional in Stop mode. It generates a wakeup interrupt on Start. To generate a wakeup on address match or received frame event, the LPUART can run on LSE clock while the UART has to wake up or keep running
- I2C address detection is functional in Stop mode. It generates a wakeup interrupt in case of address match. It will wake up the HSI during reception.

#### 3.2 Interconnect matrix

Several peripherals are directly interconnected. This allows autonomous communication between peripherals, thus saving CPU resources and power consumption. In addition, these hardware connections allow fast and predictable latency.

Depending on peripherals, these interconnections can operate in Run, Sleep, Low-power run, Low-power sleep and Stop modes.

<sup>&</sup>quot;Y" = Yes (enable).
"O" = Optional can be enabled/disabled by software)
"-" = Not available

Low-Low-Interconnect Interconnect Interconnect action Run Sleep Stop power power destination source sleep run Timer input channel. TIM2.TIM21. trigger from analog Υ Υ Υ Υ TIM22 signals comparison **COMPx** Timer input channel, trigger from analog **LPTIM** Υ Υ Υ Υ Υ signals comparison Timer triggered by other TIMx TIMx Υ Υ Υ Υ timer Timer triggered by Auto TIM21 Υ Υ Υ Υ wake-up **RTC** Timer triggered by RTC **LPTIM** Υ Υ Υ Υ Υ event Clock source used as All clock input channel for RC TIMx Υ Υ Υ Υ source measurement and trimming the clock recovery system trims the HSI48 **USB** CRS/HSI48 Υ Υ based on USB SOF Timer input channel and TIMx Υ Υ Υ Υ trigger **GPIO** Timer input channel and **LPTIM** Υ Υ Υ Υ Υ trigger ADC, DAC Conversion trigger Υ Υ Υ Υ

Table 5. STM32L0xx peripherals interconnect matrix

## 3.3 ARM® Cortex®-M0+ core with MPU

The Cortex-M0+ processor is an entry-level 32-bit ARM Cortex processor designed for a broad range of embedded applications. It offers significant benefits to developers, including:

- a simple architecture that is easy to learn and program
- ultra-low power, energy-efficient operation
- · excellent code density
- deterministic, high-performance interrupt handling
- upward compatibility with Cortex-M processor family
- platform security robustness, with integrated Memory Protection Unit (MPU).

The Cortex-M0+ processor is built on a highly area and power optimized 32-bit processor core, with a 2-stage pipeline von Neumann architecture. The processor delivers exceptional energy efficiency through a small but powerful instruction set and extensively optimized design, providing high-end processing hardware including a single-cycle multiplier.



The Cortex-M0+ processor provides the exceptional performance expected of a modern 32-bit architecture, with a higher code density than other 8-bit and 16-bit microcontrollers.

Owing to its embedded ARM core, the STM32L062K8 are compatible with all ARM tools and software.

#### **Nested vectored interrupt controller (NVIC)**

The ultra-low-power STM32L062K8 embeds a nested vectored interrupt controller able to handle up to 32 maskable interrupt channels and 4 priority levels.

The Cortex-M0+ processor closely integrates a configurable Nested Vectored Interrupt Controller (NVIC), to deliver industry-leading interrupt performance. The NVIC:

- includes a Non-Maskable Interrupt (NMI)
- provides zero jitter interrupt option
- provides four interrupt priority levels

The tight integration of the processor core and NVIC provides fast execution of Interrupt Service Routines (ISRs), dramatically reducing the interrupt latency. This is achieved through the hardware stacking of registers, and the ability to abandon and restart load-multiple and store-multiple operations. Interrupt handlers do not require any assembler wrapper code, removing any code overhead from the ISRs. Tail-chaining optimization also significantly reduces the overhead when switching from one ISR to another.

To optimize low-power designs, the NVIC integrates with the sleep modes, that include a deep sleep function that enables the entire device to enter rapidly stop or standby mode.

This hardware block provides flexible interrupt management features with minimal interrupt latency.

## 3.4 Reset and supply management

#### 3.4.1 Power supply schemes

- $V_{DD}$  = 1.65 to 3.6 V: external power supply for I/Os and the internal regulator. Provided externally through  $V_{DD}$  pins.
- V<sub>SSA</sub>, V<sub>DDA</sub> = 1.65 to 3.6 V: external analog power supplies for ADC, DAC, reset blocks, RCs and PLL (minimum voltage to be applied to V<sub>DDA</sub> is 1.8 V when the DAC is used). V<sub>DDA</sub> and V<sub>SSA</sub> must be connected to V<sub>DD</sub> and V<sub>SS</sub>, respectively.
- V<sub>DD\_USB</sub> = 1.65 to 3.6V: external power supply for USB transceiver, USB\_DM (PA11) and USB\_DP (PA12). To guarantee a correct voltage level for USB communication V<sub>DD\_USB</sub> must be above 3.0V. If USB is not used this pin must be tied to V<sub>DD</sub>.

#### 3.4.2 Power supply supervisor

The devicehas an integrated ZEROPOWER power-on reset (POR)/power-down reset (PDR) that can be coupled with a brownout reset (BOR) circuitry.

Two versions are available:

- The version with BOR activated at power-on operates between 1.8 V and 3.6 V.
- The other version without BOR operates between 1.65 V and 3.6 V.

After the  $V_{DD}$  threshold is reached (1.65 V or 1.8 V depending on the BOR which is active or not at power-on), the option byte loading process starts, either to confirm or modify default thresholds, or to disable the BOR permanently: in this case, the VDD min value becomes 1.65 V (whatever the version, BOR active or not, at power-on).

When BOR is active at power-on, it ensures proper operation starting from 1.8 V whatever the power ramp-up phase before it reaches 1.8 V. When BOR is not active at power-up, the power ramp-up should guarantee that 1.65 V is reached on  $V_{DD}$  at least 1 ms after it exits the POR area.

Five BOR thresholds are available through option bytes, starting from 1.8 V to 3 V. To reduce the power consumption in Stop mode, it is possible to automatically switch off the internal reference voltage ( $V_{REFINT}$ ) in Stop mode. The device remains in reset mode when  $V_{DD}$  is below a specified threshold,  $V_{POR/PDR}$  or  $V_{BOR}$ , without the need for any external reset circuit.

Note:

The start-up time at power-on is typically 3.3 ms when BOR is active at power-up, the start-up time at power-on can be decreased down to 1 ms typically for devices with BOR inactive at power-up.

The device features an embedded programmable voltage detector (PVD) that monitors the  $V_{DD/VDDA}$  power supply and compares it to the  $V_{PVD}$  threshold. This PVD offers 7 different levels between 1.85 V and 3.05 V, chosen by software, with a step around 200 mV. An interrupt can be generated when  $V_{DD/VDDA}$  drops below the  $V_{PVD}$  threshold and/or when  $V_{DD/VDDA}$  is higher than the  $V_{PVD}$  threshold. The interrupt service routine can then generate a warning message and/or put the MCU into a safe state. The PVD is enabled by software.

### 3.4.3 Voltage regulator

The regulator has three operation modes: main (MR), low power (LPR) and power down.

- MR is used in Run mode (nominal regulation)
- LPR is used in the Low-power run, Low-power sleep and Stop modes
- Power down is used in Standby mode. The regulator output is high impedance, the kernel circuitry is powered down, inducing zero consumption but the contents of the registers and RAM are lost except for the standby circuitry (wakeup logic, IWDG, RTC, LSI, LSE crystal 32 KHz oscillator, RCC CSR).

#### 3.4.4 Boot modes

At startup, BOOT0 pin and BOOT1 option bit are used to select one of three boot options:

- Boot from Flash memory
- Boot from System memory
- Boot from embedded RAM

The boot loader is located in System memory. It is used to reprogram the Flash memory by using USART1(PA9, PA10), SPI1(PA4, PA5, PA6, PA7) or SPI2(PB12, PB13, PB14, PB15) and USART2(PA2, PA3). See STM32™ microcontroller system memory boot mode AN2606 for details.

57

## 3.5 Clock management

The clock controller distributes the clocks coming from different oscillators to the core and the peripherals. It also manages clock gating for low-power modes and ensures clock robustness. It features:

#### Clock prescaler

To get the best trade-off between speed and current consumption, the clock frequency to the CPU and peripherals can be adjusted by a programmable prescaler.

#### Safe clock switching

Clock sources can be changed safely on the fly in Run mode through a configuration register.

#### Clock management

To reduce power consumption, the clock controller can stop the clock to the core, individual peripherals or memory.

#### System clock source

Three different clock sources can be used to drive the master clock SYSCLK:

- 16 MHz high-speed internal RC oscillator (HSI), trimmable by software, that can supply a PLL
- Multispeed internal RC oscillator (MSI), trimmable by software, able to generate 7 frequencies (65 kHz, 131 kHz, 262 kHz, 524 kHz, 1.05 MHz, 2.1 MHz, 4.2 MHz).
   When a 32.768 kHz clock source is available in the system (LSE), the MSI frequency can be trimmed by software down to a ±0.5% accuracy.

#### Auxiliary clock source

Two ultra-low-power clock sources that can be used to drive the real-time clock:

- 32.768 kHz low-speed external crystal (LSE)
- 37 kHz low-speed internal RC (LSI), also used to drive the independent watchdog.
   The LSI clock can be measured using the high-speed internal RC oscillator for greater precision.

#### RTC clock source

The LSI, LSE sources can be chosen to clock the RTC, whatever the system clock.

#### • USB clock source

A 48 MHz clock trimmed through the USB SOF supplies the USB interface.

#### Startup clock

After reset, the microcontroller restarts by default with an internal 2 MHz clock (MSI). The prescaler ratio and clock source can be changed by the application program as soon as the code execution starts.

#### Clock security system (CSS)

This feature can be enabled by software.

Another clock security system can be enabled, in case of failure of the LSE it provides an interrupt or wakeup event which is generated if enabled.

#### Clock-out capability (MCO: microcontroller clock output)

It outputs one of the internal clocks for external use by the application.

Several prescalers allow the configuration of the AHB frequency, each APB (APB1 and APB2) domains. The maximum frequency of the AHB and the APB domains is 32 MHz. See *Figure 2* for details on the clock tree.



Figure 2. Clock tree @V33 Enable Watchdog Legend:
HSE = High-speed external clock signal
HSI = High-speed internal clock signal
LSI = Low-speed internal clock signal
LSE = Low-speed external clock signal
MSI = Multispeed internal clock signal Watchdog LS LSI RC LSI tempo RTCSEL RTC2 enable RTC LSE OSC LSE tempo - LSD LSD @V18 1 MHz MCOSEL @V33 ADC enable LSI ADCCLK MSI RC LSE МSI Level shifters **►** MCO / 1,2,4,8,16 @V18 not deepsleep CK\_PWR @V33 not deepsleep ck\_rchs / 1,4 HSI16 RC HSI16 Level shifters FCLK not (sleep or @V18 deepsleep) System Clock HCLK not (sleep or deepsleep)-/ 8 SysTick Timer MSI HSI16 AHB 32 MHz PCLK1 to APB1 **PRESC** / 1,2,..., 512 <sub>@V33</sub>\_PLLCLK PLLSRC APB1 max PRESC / 1,2,4,8,16 ck\_pllin PLL X 3,4,6,8,12,16, Peripheral clock enable If (APB1 presc=1) x1 to TIMx 24,32,48 / 2,3,4 Peripheral clock enable PCLK2 to APB2 neripherals Level shifters @V<sub>DDCORE</sub> Dedicated 48MHz PLL output APB2 max. PRESC 1,2,4,8,16 HSI48MSEL Peripheral clock enable to TIMx If (APB2 presc=1) x1 RC 48MHz HSI48 else x2) Level shifters Peripheral @V18 LSI clock enable Clock Recovery LPTIMCLK System Peripheral LSE clock enable HSI16 SYSCLK Peripheral LPUART/ **PCLK** clock enable UARTCLK I2C1CLK usb\_en 48MHz USBCLK

MSv34799V1

48MHz RNG

rng\_en

## 3.6 Low-power real-time clock and backup registers

The real time clock (RTC) and the 5 backup registers are supplied in all modes including standby mode. The backup registers are five 32-bit registers used to store 20 bytes of user application data. They are not reset by a system reset, or when the device wakes up from Standby mode.

The RTC is an independent BCD timer/counter. Its main features are the following:

- Calendar with subsecond, seconds, minutes, hours (12 or 24 format), week day, date, month, year, in BCD (binary-coded decimal) format
- Automatically correction for 28, 29 (leap year), 30, and 31 day of the month
- Two programmable alarms with wake up from Stop and Standby mode capability
- Periodic wakeup from Stop and Standby with programmable resolution and period
- On-the-fly correction from 1 to 32767 RTC clock pulses. This can be used to synchronize it with a master clock.
- Reference clock detection: a more precise second source clock (50 or 60 Hz) can be used to enhance the calendar precision.
- Digital calibration circuit with 1 ppm resolution, to compensate for quartz crystal inaccuracy
- 2 anti-tamper detection pins with programmable filter. The MCU can be woken up from Stop and Standby modes on tamper event detection.
- Timestamp feature which can be used to save the calendar content. This function can be triggered by an event on the timestamp pin, or by a tamper event. The MCU can be woken up from Stop and Standby modes on timestamp event detection.

The RTC clock sources can be:

- A 32.768 kHz external crystal
- A resonator or oscillator
- The internal low-power RC oscillator (typical frequency of 37 kHz)
- The high-speed external clock

## 3.7 General-purpose inputs/outputs (GPIOs)

Each of the GPIO pins can be configured by software as output (push-pull or open-drain), as input (with or without pull-up or pull-down) or as peripheral alternate function. Most of the GPIO pins are shared with digital or analog alternate functions, and can be individually remapped using dedicated alternate function registers. All GPIOs are high current capable. Each GPIO output, speed can be slowed (40 MHz, 10 MHz, 2 MHz, 400 kHz). The alternate function configuration of I/Os can be locked if needed following a specific sequence in order to avoid spurious writing to the I/O registers. The I/O controller is connected to a dedicated IO bus with a toggling speed of up to 32 MHz.

#### **Extended interrupt/event controller (EXTI)**

The extended interrupt/event controller consists of 28 edge detector lines used to generate interrupt/event requests. Each line can be individually configured to select the trigger event (rising edge, falling edge, both) and can be masked independently. A pending register maintains the status of the interrupt requests. The EXTI can detect an external line with a pulse width shorter than the Internal APB2 clock period. Up to 51 GPIOs can be connected to the 16 configurable interrupt/event lines. The 12 other lines are connected to PVD, RTC, USB, USARTs, LPUART, LPTIMER or comparator events.

### 3.8 Memories

The STM32L062K8 devicehas the following features:

 8 Kbytes of embedded SRAM accessed (read/write) at CPU clock speed with 0 wait states. With the enhanced bus matrix, operating the RAM does not lead to any performance penalty during accesses to the system bus (AHB and APB buses).

- The non-volatile memory is divided into three arrays:
  - 32 or 64 Kbytes of embedded Flash program memory
  - 2 Kbytes of data EEPROM
  - Information block containing 32 user and factory options bytes plus 4 Kbytes of system memory

The user options bytes are used to write-protect or read-out protect the memory (with 4 Kbyte granularity) and/or readout-protect the whole memory with the following options:

- Level 0: no protection
- Level 1: memory readout protected.
  - The Flash memory cannot be read from or written to if either debug features are connected or boot in RAM is selected
- **Level 2**: chip readout protected, debug features (Cortex-M0+ serial wire) and boot in RAM selection disabled (debugline fuse)

The firewall protects parts of code/data from access by the rest of the code that is executed outside of the protected area. The granularity of the protected code segment or the non-volatile data segment is 256 bytes (Flash or EEPROM) against 64 bytes for the volatile data segment (RAM).

The whole non-volatile memory embeds the error correction code (ECC) feature.

## 3.9 Direct memory access (DMA)

The flexible 7-channel, general-purpose DMA is able to manage memory-to-memory, peripheral-to-memory and memory-to-peripheral transfers. The DMA controller supports circular buffer management, avoiding the generation of interrupts when the controller reaches the end of the buffer.

Each channel is connected to dedicated hardware DMA requests, with software trigger support for each channel. Configuration is done by software and transfer sizes between source and destination are independent.

The DMA can be used with the main peripherals: AES, SPI, I<sup>2</sup>C, USART, LPUART, general-purpose timers, DAC, and ADC.

## 3.10 Analog-to-digital converter (ADC)

A native 12-bit, extended to 16-bit through hardware oversampling, analog-to-digital converter is embedded into STM32L062K8 devices. It has up to 16 external channels and 3 internal channels (temperature sensor, voltage reference). It performs conversions in single-shot or scan mode. In scan mode, automatic conversion is performed on a selected group of analog inputs.



The ADC frequency is independent from the CPU frequency, allowing maximum sampling rate of 1.14 MSPS even with a low CPU speed. The ADC consumption is low at all frequencies ( $\sim$ 25  $\mu$ A at 10 kSPS,  $\sim$ 200  $\mu$ A at 1MSPS). An auto-shutdown function guarantees that the ADC is powered off except during the active conversion phase.

The ADC can be served by the DMA controller.

The ADC features a hardware oversampler up to 256 samples, this improves the resolution to 16 bits (see AN2668).

An analog watchdog feature allows very precise monitoring of the converted voltage of one, some or all scanned channels. An interrupt is generated when the converted voltage is outside the programmed thresholds.

The events generated by the general-purpose timers (TIMx) can be internally connected to the ADC start triggers, to allow the application to synchronize A/D conversions and timers.

## 3.11 Temperature sensor

The temperature sensor ( $T_{SENSE}$ ) generates a voltage  $V_{SENSE}$  that varies linearly with temperature.

The temperature sensor is internally connected to the ADC\_IN18 input channel which is used to convert the sensor output voltage into a digital value.

The sensor provides good linearity but it has to be calibrated to obtain good overall accuracy of the temperature measurement. As the offset of the temperature sensor varies from chip to chip due to process variation, the uncalibrated internal temperature sensor is suitable for applications that detect temperature changes only.

To improve the accuracy of the temperature sensor measurement, each device is individually factory-calibrated by ST. The temperature sensor factory calibration data are stored by ST in the system memory area, accessible in read-only mode.

Calibration value name	Description	Memory address		
TSENSE_CAL1	TS ADC raw data acquired at temperature of 30 °C, V <sub>DDA</sub> = 3 V	0x1FF8 007A - 0x1FF8 007B		
TSENSE_CAL2	TS ADC raw data acquired at temperature of 130 °C V <sub>DDA</sub> = 3 V	0x1FF8 007E - 0x1FF8 007F		

Table 6. Temperature sensor calibration values

## 3.11.1 Internal voltage reference (V<sub>REFINT</sub>)

The internal voltage reference ( $V_{REFINT}$ ) provides a stable (bandgap) voltage output for the ADC and Comparators.  $V_{REFINT}$  is internally connected to the ADC\_IN17 input channel. It enables accurate monitoring of the  $V_{DD}$  value . The precise voltage of  $V_{REFINT}$  is individually measured for each part by ST during production test and stored in the system memory area. It is accessible in read-only mode.

Calibration value name	Description	Memory address	
VREFINT_CAL	Raw data acquired at temperature of 30 °C	0x1FF8 0078 - 0x1FF8 0079	

Table 7. Internal voltage reference measured values

## 3.12 Digital-to-analog converter (DAC)

One 12-bit buffered DACcan be used to convert digital signal into analog voltage signal output. An optional amplifier can be used to reduce the output signal impedance.

This digital Interface supports the following features:

- One data holding register
- Left or right data alignment in 12-bit mode
- Synchronized update capability
- Noise-wave generation
- Triangular-wave generation
- DMA capability (including the underrun interrupt)
- External triggers for conversion

Four DAC trigger inputs are used in the STM32L062K8. The DAC channel is triggered through the timer update outputs that are also connected to different DMA channels.

## 3.13 Ultra-low-power comparators and reference voltage

The STM32L062K8 embeds two comparators sharing the same current bias and reference voltage. The reference voltage can be internal or external (coming from an I/O).

- One comparator with ultra low consumption
- One comparator with rail-to-rail inputs, fast or slow mode.
- The threshold can be one of the following:
  - DAC output
  - External I/O pins
  - Internal reference voltage (V<sub>REFINT</sub>)
  - submultiple of Internal reference voltage(1/4, 1/2, 3/4) for the rail to rail comparator.

Both comparators can wake up the devices from Stop mode, and be combined into a window comparator.

The internal reference voltage is available externally via a low-power / low-current output buffer (driving current capability of 1  $\mu$ A typical).

## 3.14 System configuration controller

The system configuration controller provides the capability to remap some alternate functions on different I/O ports.

The highly flexible routing interface allows the application firmware to control the routing of different I/Os to the TIM2, TIM21, TIM22 and LPTIM timer input captures. It also controls the routing of internal analog signals to the USB internal oscillator, ADC, COMP1 and COMP2 and the internal reference voltage  $V_{REFINT}$ .

## 3.15 Touch sensing controller (TSC)

The STM32L062K8 provides a simple solution for adding capacitive sensing functionality to any application. These devices offer up to 24 capacitive sensing channels distributed over 8 analog I/O groups.

Capacitive sensing technology is able to detect the presence of a finger near a sensor which is protected from direct touch by a dielectric (such as glass, plastic). The capacitive variation introduced by the finger (or any conductive object) is measured using a proven implementation based on a surface charge transfer acquisition principle. It consists of charging the sensor capacitance and then transferring a part of the accumulated charges into a sampling capacitor until the voltage across this capacitor has reached a specific threshold. To limit the CPU bandwidth usage, this acquisition is directly managed by the hardware touch sensing controller and only requires few external components to operate.

The touch sensing controller is fully supported by the STMTouch touch sensing firmware library, which is free to use and allows touch sensing functionality to be implemented reliably in the end application.

Table 8. Capacitive sensing GPIOs available on STM32L062K8 devices

Group	Capacitive sensing signal name	Pin name			
	TSC_G1_IO1				
1	TSC_G1_IO2	PA1			
•	TSC_G1_IO3	PA2			
	TSC_G1_IO4	PA3			
	TSC_G2_IO1	PA4			
2	TSC_G2_IO2	PA5			
2	TSC_G2_IO3	PA6			
	TSC_G2_IO4	PA7			
3	TSC_G3_IO1	PC5			
	TSC_G3_IO2	PB0			
3	TSC_G3_IO3	PB1			
	TSC_G3_IO4	PB2			
	TSC_G4_IO1	PA9			
4	TSC_G4_IO2	PA10			
4	TSC_G4_IO3	PA11			
	TSC_G4_IO4	PA12			

Group	Capacitive sensing signal name	Pin name
	TSC_G5_IO1	PB3
5	TSC_G5_IO2	PB4
	TSC_G5_IO3	PB6
	TSC_G5_IO4	PB7
	TSC_G6_IO1	PB11
6	TSC_G6_IO2	PB12
0	TSC_G6_IO3	PB13
	TSC_G6_IO4	PB14
	TSC_G7_IO1	PC0
7	TSC_G7_IO2	PC1
<b>'</b>	TSC_G7_IO3	PC2
	TSC_G7_IO4	PC3
	TSC_G8_IO1	PC6
8	TSC_G8_IO2	PC7
0	TSC_G8_IO3	PC8
	TSC_G8_IO4	PC9

#### 3.16 **AES**

The AES Hardware Accelerator can be used to encrypt and decrypt data using the AES algorithm (compatible with FIPS PUB 197, 2001 Nov 26).

- Key scheduler
- Key derivation for decryption
- 128-bit data block processed
- 128-bit key length
- 213 clock cycles to encrypt/decrypt one 128-bit block
- Electronic codebook (ECB), cypher block chaining (CBC), and counter mode (CTR) supported by hardware.

The AES can be served by the DMA controller.

## 3.17 Timers and watchdogs

The ultra-low-power STM32L062K8 device includes three general-purpose timers, one low-power timer (LPTM), one basic timer, two watchdog timers and the SysTick timer.

Table 9 compares the features of the general-purpose and basic timers.

Timer	Counter resolution	Counter type	Prescaler factor	DMA request generation	Capture/compare channels	Complementary outputs
TIM2	16-bit	Up, down, up/down	Any integer between 1 and 65536	Yes	4	No
TIM21, TIM22	16-bit	Up, down, up/down	Any integer between 1 and 65536	No	2	No
TIM6	16-bit	Up	Any integer between 1 and 65536	Yes	0	No

Table 9. Timer feature comparison

## 3.17.1 General-purpose timers (TIM2, TIM21 and TIM22)

There are three synchronizable general-purpose timers embedded in the STM32L062K8 device (see *Table 9* for differences).

#### TIM2

TIM2 is based on 16-bit auto-reload up/down counter. It includes a 16-bit prescaler. It features four independent channels each for input capture/output compare, PWM or one-pulse mode output.

The TIM2 general-purpose timers can work together or with the TIM21 and TIM22 general-purpose timers via the Timer Link feature for synchronization or event chaining. Their counter can be frozen in debug mode. Any of the general-purpose timers can be used to generate PWM outputs.

TIM2 has independent DMA request generation.

57

This timer is capable of handling quadrature (incremental) encoder signals and the digital outputs from 1 to 3 hall-effect sensors.

#### TIM21 and TIM22

TIM21 and TIM22 are based on a 16-bit auto-reload up/down counter. They include a 16-bit prescaler. They have two independent channels for input capture/output compare, PWM or one-pulse mode output. They can work together and be synchronized with the TIM2, full-featured general-purpose timers.

They can also be used as simple time bases and be clocked by the LSE clock source (32.768 kHz) to provide time bases independent from the main CPU clock.

#### 3.17.2 Low-power Timer (LPTIM)

The low-power timer has an independent clock and is running also in Stop mode if it is clocked by LSE, LSI or an external clock. It is able to wakeup the devices from Stop mode.

This low-power timer supports the following features:

- 16-bit up counter with 16-bit autoreload register
- 16-bit compare register
- Configurable output: pulse, PWM
- Continuous / one shot mode
- Selectable software / hardware input trigger
- Selectable clock source
  - Internal clock source: LSE, LSI, HSI or APB clock
  - External clock source over LPTIM input (working even with no internal clock source running, used by the Pulse Counter Application)
- Programmable digital glitch filter
- Encoder mode

### 3.17.3 Basic timer (TIM6)

This timer can be used as a generic 16-bit timebase. It is mainly used for DAC trigger generation.

### 3.17.4 SysTick timer

This timer is dedicated to the OS, but could also be used as a standard downcounter. It is based on a 24-bit downcounter with autoreload capability and a programmable clock source. It features a maskable system interrupt generation when the counter reaches '0'.

#### 3.17.5 Independent watchdog (IWDG)

The independent watchdog is based on a 12-bit downcounter and 8-bit prescaler. It is clocked from an independent 37 kHz internal RC and, as it operates independently of the main clock, it can operate in Stop and Standby modes. It can be used either as a watchdog to reset the device when a problem occurs, or as a free-running timer for application timeout management. It is hardware- or software-configurable through the option bytes. The counter can be frozen in debug mode.

## 3.17.6 Window watchdog (WWDG)

The window watchdog is based on a 7-bit downcounter that can be set as free-running. It can be used as a watchdog to reset the device when a problem occurs. It is clocked from the main clock. It has an early warning interrupt capability and the counter can be frozen in debug mode.

## 3.18 Communication interfaces

## 3.18.1 I<sup>2</sup>C bus

Up to two I<sup>2</sup>C interfaces (I2C1, I2C2) can operate in multimaster or slave modes. All I<sup>2</sup>C interfaces can support Standard mode (Sm, up to 100 kbit/s), Fast mode (Fm, up to 400 kbit/s) and Fast Mode Plus (Fm+, up to 1 Mbit/s) with 20 mA output drive on some I/Os.

All I<sup>2</sup>C interfaces support 7-bit and 10-bit addressing modes, multiple 7-bit slave addresses (2 addresses, 1 with configurable mask). They also include programmable analog and digital noise filters.

iable for companion of incompanion and angular interest							
	Analog filter	Digital filter					
Pulse width of suppressed spikes	≥ 50 ns	Programmable length from 1 to 15 I2C peripheral clocks					
Benefits	Available in Stop mode	Extra filtering capability vs. standard requirements.     Stable length					
Drawbacks	Variations depending on temperature, voltage, process	Wakeup from Stop on address match is not available when digital filter is enabled.					

Table 10. Comparison of I2C analog and digital filters

In addition, I2C1 provides hardware support for SMBus 2.0 and PMBus 1.1: ARP capability, Host notify protocol, hardware CRC (PEC) generation/verification, timeouts verifications and ALERT protocol management. I2C1 also has a clock domain independent from the CPU clock, allowing the I2C1 to wake up the MCU from Stop mode on address match.

All I2C interfaces can be served by the DMA controller.

Refer to *Table 11* for the differences between I2C interfaces.

Table 11. STM32L062K8 I<sup>2</sup>C implementation

I2C features <sup>(1)</sup>	I2C1	I2C2
7-bit addressing mode	Х	Х
10-bit addressing mode	Х	Х
Standard mode (up to 100 kbit/s)	Х	Х
Fast mode (up to 400 kbit/s)	Х	Х
Fast Mode Plus with 20 mA output drive I/Os (up to 1 Mbit/s)	Х	X <sup>(2)</sup>
Independent clock	Х	-

Table 11. STM32L062K8 I<sup>2</sup>C implementation (continued)

I2C features <sup>(1)</sup>	I2C1	12C2
SMBus	X	-
Wakeup from STOP	Х	-

<sup>1.</sup> X = supported.

## 3.18.2 Universal synchronous/asynchronous receiver transmitter (USART)

The two USART interfaces (USART1, USART2) are able to communicate at speeds of up to 4 Mbit/s.

They provide hardware management of the CTS, RTS and RS485 driver enable (DE) signals, multiprocessor communication mode, master synchronous communication and single-wire half-duplex communication mode. They also support SmartCard communication (ISO 7816), IrDA SIR ENDEC, LIN Master/Slave capability, auto baud rate feature and has a clock domain independent from the CPU clock, allowing to wake up the MCU from Stop mode.

All USART interfaces can be served by the DMA controller.

Table 12 for the supported modes and features of USART interfaces.

**Table 12. USART implementation** 

USART modes/features <sup>(1)</sup>	USART1 and USART2
Hardware flow control for modem	Х
Continuous communication using DMA	X
Multiprocessor communication	X
Synchronous mode	X
Smartcard mode	X
Single-wire half-duplex communication	X
IrDA SIR ENDEC block	X
LIN mode	X
Dual clock domain and wakeup from Stop mode	X
Receiver timeout interrupt	X
Modbus communication	X
Auto baud rate detection (4 modes)	X
Driver Enable	Х

<sup>1.</sup> X = supported.

## 3.18.3 Low-power universal asynchronous receiver transmitter (LPUART)

The device embeds one Low-power UART. The LPUART supports asynchronous serial communication with minimum power consumption. It supports half duplex single wire communication and modem operations (CTS/RTS). It allows multiprocessor communication.

<sup>2.</sup> See for the list of I/Os that feature Fast Mode Plus capability

The LPUART has a clock domain independent from the CPU clock, and can wake up the system from Stop mode. The Wakeup events from Stop mode are programmable and can be:

- Start bit detection
- · Or any received data frame
- Or a specific programmed data frame

Only a 32.768 kHz clock (LSE) is needed to allow LPUART communication up to 9600 baud. Therefore, even in Stop mode, the LPUART can wait for an incoming frame while having an extremely low energy consumption. Higher speed clock can be used to reach higher baudrates.

LPUART interface can be served by the DMA controller.

#### 3.18.4 Serial peripheral interface (SPI)/Inter-integrated sound (I2S)

Up to two SPIs are able to communicate at up to 16 Mbits/s in slave and master modes in full-duplex and half-duplex communication modes. The 3-bit prescaler gives 8 master mode frequencies and the frame is configurable to 8 bits or 16 bits. The hardware CRC generation/verification supports basic SD Card/MMC modes.

One standard I2S interfaces (multiplexed with SPI2) is available. It can operate in master or slave mode, and can be configured to operate with a 16-/32-bit resolution as input or output channels. Audio sampling frequencies from 8 kHz up to 192 kHz are supported. When the I2S interfaces is configured in master mode, the master clock can be output to the external DAC/CODEC at 256 times the sampling frequency.

The SPIs can be served by the DMA controller.

Refer to Table 13 for the differences between SPI1 and SPI2.

SPI features <sup>(1)</sup>	SPI1	SPI2
Hardware CRC calculation	X	X
Rx/Tx FIFO	Х	Х
NSS pulse mode	X	X
I2S mode	-	Х
TI mode	Х	Х

Table 13. SPI/I2S implementation

## 3.18.5 Universal serial bus (USB)

The STM32L062K8 embeds a full-speed USB device peripheral compliant with the USB specification version 2.0. The internal USB PHY supports USB FS signaling, embedded DP pull-up and also battery charging detection according to Battery Charging Specification Revision 1.2. The USB interface implements a full-speed (12 Mbit/s) function interface with added support for USB 2.0 Link Power Management. It has software-configurable endpoint setting with packet memory up to 1 KB and suspend/resume support. It requires a precise 48 MHz clock which can be generated by the internal 48 MHz oscillator in automatic trimming mode. The synchronization for this oscillator can be taken from the USB data stream itself (SOF signalization) which allows crystal-less operation.



<sup>1.</sup> X = supported.

## 3.19 Clock recovery system (CRS)

The STM32L062K8 embeds a special block which allows automatic trimming of the internal 48 MHz oscillator to guarantee its optimal accuracy over the whole device operational range. This automatic trimming is based on the external synchronization signal, which could be either derived from USB SOF signalization, from LSE oscillator, from an external signal on CRS\_SYNC pin or generated by user software. For faster lock-in during startup it is also possible to combine automatic trimming with manual trimming action.

## 3.20 Cyclic redundancy check (CRC) calculation unit

The CRC (cyclic redundancy check) calculation unit is used to get a CRC code using a configurable generator polynomial value and size.

Among other applications, CRC-based techniques are used to verify data transmission or storage integrity. In the scope of the EN/IEC 60335-1 standard, they offer a means of verifying the Flash memory integrity. The CRC calculation unit helps compute a signature of the software during runtime, to be compared with a reference signature generated at linktime and stored at a given memory location.

## 3.21 Serial wire debug port (SW-DP)

An ARM SW-DP interface is provided to allow a serial wire debugging tool to be connected to the MCU.

Pin descriptions STM32L062K8

## 4 Pin descriptions

34/101

32 31 30 29 28 27 26 25 24C= VDD PC14-OSC\_IN PA14 PA13 23 🤇 PC15-OSC32\_OUT PA12 2200 NRST PA11 VSS 21<sup>C</sup>-VDDA PA10 =⊃5 20<sup>-</sup> PA0 PA9 =⊃6 19<sup>-</sup> PA1 PA8 PA2 VDD

MS31930V2

Figure 3. STM32L062K8 UFQFPN32 pinout

1. The above figure shows the package top view.

Table 14. Legend/abbreviations used in the pinout table

Nar	ne	Abbreviation	Definition
Pin n	ame	-	ed in brackets below the pin name, the pin function during ne as the actual pin name
		S	Supply pin
Pin t	ype	I	Input only pin
		I/O	Input / output pin
		FT	5 V tolerant I/O
I/O stru	ioturo	TC	Standard 3.3V I/O
1/0 5111	icture	В	Dedicated BOOT0 pin
		RST	Bidirectional reset pin with embedded weak pull-up resistor
Not	es	Unless otherwise specificater reset.	ed by a note, all I/Os are set as floating inputs during and
Din functions	Alternate functions	Functions selected through	gh GPIOx_AFR registers
	Additional functions	Functions directly selected	ed/enabled through peripheral registers

STM32L062K8 Pin descriptions

Table 15. STM32L062K8 pin definitions

	1					T
Pin Number						
UFQFPN32	Pin name (function after reset)	Pin type	I/O structure	Notes	Alternate functions	Additional functions
2	PC14- OSC32_IN	I/O	FT			OSC32_IN
3	PC15- OSC32_OUT	I/O	тс			OSC32_OUT
4	NRST	I/O	RST			
5	VDDA	S				
6	PA0	I/O	тс		TIM2_CH1, TSC_G1_IO1, USART2_CTS, TIM2_ETR, COMP1_OUT	COMP1_INM6, ADC_IN0, RTC_TAMP2/WKUP1
7	PA1	I/O	FT		EVENTOUT, TIM2_CH2, TSC_G1_IO2, USART2_RTS, TIM21_ETR	COMP1_INP, ADC_IN1
8	PA2	I/O	FT		TIM21_CH1, TIM2_CH3, TSC_G1_IO3, USART2_TX, COMP2_OUT	COMP2_INM6, ADC_IN2
9	PA3	I/O	FT		TIM21_CH2, TIM2_CH4, TSC_G1_IO4, USART2_RX	COMP2_INP, ADC_IN3
10	PA4	I/O	тс	(1)	SPI1_NSS, TSC_G2_IO1, USART2_CK, TIM22_ETR	COMP1_INM4, COMP2_INM4, ADC_IN4, DAC_OUT
11	PA5	I/O	тс		SPI1_SCK, TIM2_ETR, TSC_G2_IO2, TIM2_CH1	COMP1_INM5, COMP2_INM5, ADC_IN5

Pin descriptions STM32L062K8

Table 15. STM32L062K8 pin definitions (continued)

Din				- 10 p	definitions (continu	
Pin Number						
UFQFPN32	Pin name (function after reset)	Pin type	I/O structure	Notes	Alternate functions	Additional functions
12	PA6	I/O	FT		SPI1_MISO, TSC_G2_IO3, USART3_CTS, TIM22_CH1, EVENTOUT, COMP1_OUT	ADC_IN6
13	PA7	I/O	FT		SPI1_MOSI, TSC_G2_IO4, TIM22_CH2, EVENTOUT, COMP2_OUT	ADC_IN7
14	PB0	I/O	FT		EVENTOUT, TSC_G3_IO2	ADC_IN8, VREF_OUT
15	PB1	I/O	FT		TSC_G3_IO3, USART3_RTS	ADC_IN9, VREF_OUT
16	PB2	I/O	FT		LPTIM1_OUT, TSC_G3_IO4	
17	VDD	S				
18	PA8	I/O	FT		MCO, USB_CRS_SYNC, EVENTOUT, USART1_CK	
19	PA9	I/O	FT		MCO, TSC_G4_IO1, USART1_TX	
20	PA10	I/O	FT		TSC_G4_IO2, USART1_RX	
21	PA11 <sup>(2)</sup>	I/O	FT		SPI1_MISO, EVENTOUT, TSC_G4_IO3, USART1_CTS, COMP1_OUT	USB_DM
22	PA12 <sup>(2)</sup>	I/O	FT		SPI1_MOSI, EVENTOUT, TSC_G4_IO4, USART1_RTS, COMP2_OUT	USB_DP

STM32L062K8 Pin descriptions

Table 15. STM32L062K8 pin definitions (continued)

Table 15. STM32L062K8 pin definitions (continued)						
Pin Number						
UFQFPN32	Pin name (function after reset)	Pin type	I/O structure	Notes	Alternate functions	Additional functions
23	PA13	I/O	FT		SWDIO, USB_OE	
24	PA14	I/O	FT		SWCLK, USART2_TX	
25	PA15	I/O	FT		SPI1_NSS, TIM2_ETR, EVENTOUT, USART2_RX, TIM2_CH1	
26	PB3	I/O	FT		SPI1_SCK, TIM2_CH2, TSC_G5I_O1, EVENTOUT	COMP2_INN
27	PB4	I/O	FT		SPI1_MISO, EVENTOUT, TSC_G5_IO2, TIM22_CH1	COMP2_INP
28	PB5	I/O	FT		SPI1_MOSI, LPTIM1_IN1, I2C1_SMBA, TIM22_CH2	COMP2_INP
29	PB6	I/O	FTf		USART1_TX, I2C1_SCL, LPTIM1_ETR, TSC_G5_IO3	COMP2_INP
30	PB7	I/O	FTf		USART1_RX, I2C1_SDA, LPTIM1_IN2, TSC_G5_IO4	COMP2_INP, PVD_IN
31	воото	I	В			
32	PB8	I/O	FTf		TSC_SYNC, I2C1_SCL	
-	VSS	S				
1	VDD	S				

<sup>1.</sup> PA4 offers a reduced touch sensing sensitivity. It is thus recommended to use it as sampling capacitor I/O.

<sup>2.</sup> These pins are powered by VDD\_USB. For all characteristics that refer to  $V_{DD}$ ,  $V_{DD\_USB}$  must be used instead.

Table 16. Alternate functions for port A

		AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7
Port		SPI1/SPI2/I2S2/ USART1/2/3/ USB/LPTIM/ TSC/TIM2/21/22 /EVENOUT/ SYS_AF	SPI1/SPI2/I2S2/ I2C1/TIM2/21	SPI2/I2S2/ USART3/USB/ LPTIM/TIM2/ EVENOUT/ SYS_AF	I2C1/TSC/ EVENOUT	I2C1/USART1/2 /3/TIM22/ EVENOUT	SPI2/I2S2/I2C2/ TIM2/21/22	I2C2/TIM21/ EVENOUT	COMP1/2
	PA0			TIM2_CH1	TSC_G1_IO1	USART2_CTS	TIM2_ETR		COMP1_OUT
	PA1	EVENTOUT		TIM2_CH2	TSC_G1_IO2	USART2_RTS	TIM21_ETR		
	PA2	TIM21_CH1		TIM2_CH3	TSC_G1_IO3	USART2_TX			COMP2_OUT
	PA3	TIM21_CH2		TIM2_CH4	TSC_G1_IO4	USART2_RX			
	PA4	SPI1_NSS			TSC_G2_IO1	USART2_CK	TIM22_ETR		
	PA5	SPI1_SCK		TIM2_ETR	TSC_G2_IO2		TIM2_CH1		
	PA6	SPI1_MISO			TSC_G2_IO3	USART3_CTS	TIM22_CH1	EVENTOUT	COMP1_OUT
⋖	PA7	SPI1_MOSI			TSC_G2_IO4		TIM22_CH2	EVENTOUT	COMP2_OUT
Port A	PA8	MCO		USB_CRS_ SYNC	EVENTOUT	USART1_CK			
	PA9	MCO			TSC_G4_IO1	USART1_TX			
	PA10				TSC_G4_IO2	USART1_RX			
	PA11	SPI1_MISO		EVENTOUT	TSC_G4_IO3	USART1_CTS			COMP1_OUT
	PA12	SPI1_MOSI		EVENTOUT	TSC_G4_IO4	USART1_RTS			COMP2_OUT
	PA13	SWDIO		USB_OE					
	PA14	SWCLK				USART2_TX			
	PA15	SPI1_NSS		TIM2_ETR	EVENTOUT	USART2_RX	TIM2_CH1		






Table 17. Alternate functions for port B

		AF0	AF1	AF2	AF3	AF4
Port		SPI1/SPI2/I2S2 /USART1/2/3/ USB/LPTIM/ TSC/TIM2/21/22/ EVENOUT/SYS_AF	SPI1/SPI2/I2S2 /I2C1/TIM2/21	SPI2/I2S2/ USART3/USB/ LPTIM/TIM2/ EVENOUT/ SYS_AF	I2C1/TSC/ EVENOUT	I2C1/USART1/2/3/ TIM22/EVENOUT
	PB0	EVENTOUT			TSC_G3_IO2	
	PB1				TSC_G3_IO3	USART3_RTS
	PB2			LPTIM1_OUT	TSC_G3_IO4	
l <sub>m</sub>	PB3	SPI1_SCK		TIM2_CH2	TSC_G5I_O1	EVENTOUT
Port E	PB4	SPI1_MISO		EVENTOUT	TSC_G5_IO2	TIM22_CH1
	PB5	SPI1_MOSI		LPTIM1_IN1	I2C1_SMBA	TIM22_CH2
	PB6	USART1_TX		LPTIM1_ETR	TSC_G5_IO3	
	PB7	USART1_RX		LPTIM1_IN2	TSC_G5_IO4	
	PB8				TSC_SYNC	I2C1_SCL

Memory mapping STM32L062K8

# 5 Memory mapping

Figure 4. Memory map



# 6 Electrical characteristics

#### 6.1 Parameter conditions

Unless otherwise specified, all voltages are referenced to V<sub>SS</sub>.

#### 6.1.1 Minimum and maximum values

Unless otherwise specified the minimum and maximum values are guaranteed in the worst conditions of ambient temperature, supply voltage and frequencies by tests in production on 100% of the devices with an ambient temperature at  $T_A = 25$  °C and  $T_A = T_A$ max (given by the selected temperature range).

Data based on characterization results, design simulation and/or technology characteristics are indicated in the table footnotes and are not tested in production. Based on characterization, the minimum and maximum values refer to sample tests and represent the mean value plus or minus three times the standard deviation (mean±3 $\sigma$ ).

### 6.1.2 Typical values

Unless otherwise specified, typical data are based on  $T_A$  = 25 °C,  $V_{DD}$  = 3.6 V (for the 1.65 V  $\leq$  V $_{DD}$   $\leq$  3.6 V voltage range). They are given only as design guidelines and are not tested.

Typical ADC accuracy values are determined by characterization of a batch of samples from a standard diffusion lot over the full temperature range, where 95% of the devices have an error less than or equal to the value indicated (mean $\pm 2\sigma$ ).

# 6.1.3 Typical curves


Unless otherwise specified, all typical curves are given only as design guidelines and are not tested.

# 6.1.4 Loading capacitor

The loading conditions used for pin parameter measurement are shown in *Figure 5*.

#### 6.1.5 Pin input voltage

The input voltage measurement on a pin of the device is described in *Figure 6*.



STM32L062K8 **Electrical characteristics** 

#### Power supply scheme 6.1.6

Standby-power circuitry (OSC32,RTC,Wake-up logic, RTC backup registers) OUT Ю GP I/Os Logic Kernel logic (CPU, Digital & Memories)  $V_{\underline{D}\underline{D}}$ Regulator N × 100 nF + 1 × 10  $\mu$ F  $V_{\text{DDA}}$  $V_{\text{DDA}}$ 100 nF Analog: + 1 µF RC,PLL,COMP, ADC/ DAC  $V_{\text{SSA}}$ Vss [ USB transceiver  $V_{DD\_USB}$ MSv34739V1

Figure 7. Power supply scheme

#### **Current consumption measurement** 6.1.7




Figure 8. Current consumption measurement scheme

# 6.2 Absolute maximum ratings

Stresses above the absolute maximum ratings listed in *Table 18: Voltage characteristics*, *Table 19: Current characteristics*, and *Table 20: Thermal characteristics* may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these conditions is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

Table 18. Voltage characteristics

Symbol	Ratings	Min	Max	Unit
$V_{DD}$ – $V_{SS}$	External main supply voltage (including V <sub>DDA</sub> , V <sub>DD_USB</sub> , V <sub>DD</sub> ) <sup>(1)</sup>	-0.3	4.0	
	Input voltage on FT and FTf pins	V <sub>SS</sub> - 0.3	V <sub>DD</sub> +4.0	]
V <sub>IN</sub> <sup>(2)</sup>	Input voltage on TC pins	V <sub>SS</sub> – 0.3	4.0	V
νIN. ΄	Input voltage on BOOT0	V <sub>SS</sub>	V <sub>DD</sub> + 4.0	
	Input voltage on any other pin	V <sub>SS</sub> - 0.3	4.0	
ΔV <sub>DD</sub>	Variations between different $V_{DD}/V_{DDA}$ power pins <sup>(3)</sup>	-	50	mV
ΔV <sub>SS</sub>   Variations between all different ground pins		-	50	
V <sub>ESD(HBM)</sub>	Electrostatic discharge voltage (human body model)	see Sect	see Section 6.3.11	

<sup>1.</sup> All main power ( $V_{DD}$ ,  $V_{DD}$ ,  $U_{SB}$ ,  $V_{DDA}$ ) and ground ( $V_{SS}$ ,  $V_{SSA}$ ) pins must always be connected to the external power supply, in the permitted range.

<sup>2.</sup> V<sub>IN</sub> maximum must always be respected. Refer to *Table 19* for maximum allowed injected current values.

It is recommended to power V<sub>DD</sub> and V<sub>DDA</sub> from the same source. A maximum difference of 300 mV between V<sub>DD</sub> and V<sub>DDA</sub> can be tolerated during power-up and device operation. V<sub>DD\_USB</sub> is independent from V<sub>DD</sub> and V<sub>DDA</sub>: its value does not need to respect this rule.

**Table 19. Current characteristics** 

Symbol	Ratings	Max.	Unit
$\Sigma I_{VDD}^{(2)}$	Total current into sum of all V <sub>DD</sub> power lines (source) <sup>(1)</sup>	105	
ΣI <sub>VSS</sub> <sup>(2)</sup>	Total current out of sum of all V <sub>SS</sub> ground lines (sink) <sup>(1)</sup>	105	
I <sub>VDD(PIN)</sub>	Maximum current into each V <sub>DD</sub> power pin (source) <sup>(1)</sup>	100	
I <sub>VSS(PIN)</sub>	Maximum current out of each V <sub>SS</sub> ground pin (sink) <sup>(1)</sup>	100	
	Output current sunk by any I/O and control pin except FTf pins		
I <sub>IO</sub>	Output current sunk by FTf pins	22	
	Output current sourced by any I/O and control pin		mA
ΣΙ	Total output current sunk by sum of all IOs and control pins <sup>(2)</sup>	90	
ΣΙ <sub>ΙΟ(PIN)</sub>	Total output current sourced by sum of all IOs and control pins <sup>(2)</sup>	-90	
	Injected current on FT, FFf, RST and B pins		
I <sub>INJ(PIN)</sub>	Injected current on TC pin	± 5 <sup>(4)</sup>	
ΣΙ <sub>ΙΝJ(PIN)</sub>	Total injected current (sum of all I/O and control pins) <sup>(5)</sup>	± 25	

- All main power (V<sub>DD</sub>, V<sub>DDA</sub>) and ground (V<sub>SS</sub>, V<sub>SSA</sub>) pins must always be connected to the external power supply, in the permitted range.
- This current consumption must be correctly distributed over all I/Os and control pins. The total output current must not be sunk/sourced between two consecutive power supply pins referring to high pin count LQFP packages.
- Positive current injection is not possible on these I/Os. A negative injection is induced by V<sub>IN</sub><V<sub>SS</sub>. I<sub>INJ(PIN)</sub> must never be exceeded. Refer to *Table 18* for maximum allowed input voltage values.
- A positive injection is induced by V<sub>IN</sub> > V<sub>DD</sub> while a negative injection is induced by V<sub>IN</sub> < V<sub>SS</sub>. I<sub>INJ(PIN)</sub> must never be exceeded. Refer to *Table 18: Voltage characteristics* for the maximum allowed input voltage values.
- When several inputs are submitted to a current injection, the maximum ΣI<sub>INJ(PIN)</sub> is the absolute sum of the
  positive and negative injected currents (instantaneous values).

Table 20. Thermal characteristics

Symbol	Ratings	Value	Unit
T <sub>STG</sub>	Storage temperature range	-65 to +150	°C
$T_J$	Maximum junction temperature	150	°C

# 6.3 Operating conditions

# 6.3.1 General operating conditions

Table 21. General operating conditions

Symbol	Parameter	Conditions	Min	Max	Unit	
f <sub>HCLK</sub>	Internal AHB clock frequency	-	0	32		
f <sub>PCLK1</sub>	Internal APB1 clock frequency	-	0	32	MHz	
f <sub>PCLK2</sub>	Internal APB2 clock frequency	-	0	32		
		BOR detector disabled	1.65	3.6		
V <sub>DD</sub>	Standard operating voltage	BOR detector enabled, at power on	1.8	3.6	V	
		BOR detector disabled, after power on	1.65	3.6		
$V_{DDA}$	Analog operating voltage (DAC not used)	Must be the same voltage as $V_{\mathrm{DD}}^{(1)}$	1.65	3.6	V	
V <sub>DDA</sub>	Analog operating voltage Must be the same voltage as V <sub>DD</sub> <sup>(1)</sup>		1.8	3.6	V	
V <sub>DD_USB</sub>	Standard operating voltage, USB domain <sup>(2)</sup>		1.65	3.6	V	
	Input voltage on FT, FTf and RST pins <sup>(3)</sup>	$2.0 \text{ V} \le \text{V}_{DD} \le 3.6 \text{ V}$	-0.3	5.5	V	
\ /	input voltage on F1, F11 and R31 pins	1.65 V ≤ V <sub>DD</sub> ≤ 2.0 V	-0.3	5.2		
V <sub>IN</sub>	Input voltage on BOOT0 pin	-	0	5.5		
	Input voltage on TC pin	-	-0.3	V <sub>DD</sub> +0.3		
P <sub>D</sub>	Power dissipation at $T_A$ = 85 °C (range 6) or $T_A$ =105 °C (rage 7) $^{(4)}$	UFQFPN32	-	351	mW	
		Maximum power dissipation (range 6)	-40	85		
TA	Temperature range	Maximum power dissipation (range 7)	-40	105		
		Low-power dissipation (range 7) (5)			°C	
TJ	Junction temperature range (range 6)	-40 °C ≤ T <sub>A</sub> ≤ 85 °	-40	105		
1 J	Junction temperature range (range 7)	-40 °C ≤ T <sub>A</sub> ≤ 105 °C	-40	125		

<sup>1.</sup> It is recommended to power  $V_{DD}$  and  $V_{DDA}$  from the same source. A maximum difference of 300 mV between  $V_{DD}$  and  $V_{DDA}$  can be tolerated during power-up and normal operation.

In low-power dissipation state, T<sub>A</sub> can be extended to this range as long as T<sub>J</sub> does not exceed T<sub>J</sub> max (see *Table 20: Thermal characteristics on page 44*).



<sup>2.</sup> For for USB compliance,  $\rm V_{DD\ USB}$  must remain higher than 3.0 V.

<sup>3.</sup> To sustain a voltage higher than  $V_{DD}$ +0.3V, the internal pull-up/pull-down resistors must be disabled.

If T<sub>A</sub> is lower, higher P<sub>D</sub> values are allowed as long as T<sub>J</sub> does not exceed T<sub>J</sub> max (see Table 73: Thermal characteristics on page 96).

# 6.3.2 Embedded reset and power control block characteristics

The parameters given in the following table are derived from the tests performed under the ambient temperature condition summarized in *Table 21*.

Table 22. Embedded reset and power control block characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit	
	V rice time rate	BOR detector enabled	0	-	∞		
t <sub>VDD</sub> <sup>(1)</sup>	V <sub>DD</sub> rise time rate	BOR detector disabled	0	-	1000	πο///	
'VDD'	V fall time rate	BOR detector enabled	20	-	∞	μs/V	
	V <sub>DD</sub> fall time rate	BOR detector disabled	0	-	1000		
T <sub>RSTTEMPO</sub> <sup>(1)</sup>	Reset temporization	V <sub>DD</sub> rising, BOR enabled	-	2	3.3	me	
'RSTTEMPO`	reset temporization	V <sub>DD</sub> rising, BOR disabled <sup>(2)</sup>	0.4	0.7	1.6	ms	
V	Power on/power down reset	Falling edge	1	1.5	1.65		
V <sub>POR/PDR</sub>	threshold	Rising edge	1.3	1.5	1.65	V	
V	Brown-out reset threshold 0	Falling edge	1.67	1.7	1.74		
V <sub>BOR0</sub>	Brown-out reset till eshold o	Rising edge	1.69	1.76	1.8		
V.	Brown-out reset threshold 1	Falling edge	1.87	1.93	1.97	v	
V <sub>BOR1</sub>	Brown-out reset tilleshold i	Rising edge	1.96	2.03	2.07		
V	Brown-out reset threshold 2	Falling edge	2.22	2.30	2.35		
V <sub>BOR2</sub>	Diowii-out leset tilleshold 2	Rising edge	2.31	2.41	2.44		

Table 22. Embedded reset and power control block characteristics (continued)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
\/	Brown-out reset threshold 3	Falling edge	2.45	2.55	2.6	
$V_{BOR3}$	Brown-out reset threshold 5	Rising edge	2.54	2.66	2.7	
\/	Brown-out reset threshold 4	Falling edge	2.68	2.8	2.85	
$V_{BOR4}$	Brown-out reset tilleshold 4	Rising edge	2.78	2.9	2.95	
V	Programmable voltage detector	Falling edge	1.8	1.85	1.88	
$V_{PVD0}$	threshold 0	Rising edge	1.88	1.94	1.99	
V	PVD threshold 1	Falling edge	1.98	2.04	2.09	
$V_{PVD1}$	F VD tillesiloid i	Rising edge	2.08	2.14	2.18	
V	PVD threshold 2	Falling edge	2.20	2.24	2.28	V
$V_{PVD2}$	F VD tillesiloid 2	Rising edge	2.28	2.34	2.38	v
V	PVD threshold 3	Falling edge	2.39	2.44	2.48	
$V_{PVD3}$	F VD tillesiloid 3	Rising edge	2.47	2.54	2.58	
V	PVD threshold 4	Falling edge	2.57	2.64	2.69	
$V_{PVD4}$	F VD tillesiloid 4	Rising edge	2.68	2.74	2.79	
\/	PVD threshold 5	Falling edge	2.77	2.83	2.88	
$V_{PVD5}$	F VD tillesiloid 5	Rising edge	2.87	2.94	2.99	
V	PVD threshold 6	Falling edge	2.97	3.05	3.09	
$V_{PVD6}$	FVD tillesiloid 6	Rising edge	3.08	3.15	3.20	
		BOR0 threshold	-	40	-	
$V_{hyst}$	Hysteresis voltage	All BOR and PVD thresholds excepting BOR0	-	100	-	mV

<sup>1.</sup> Guaranteed by characterization results, not tested in production.

<sup>2.</sup> Valid for device version without BOR at power up. Please see option "D" in Ordering information scheme for more details.

# 6.3.3 Embedded internal reference voltage

The parameters given in *Table 24* are based on characterization results, unless otherwise specified.

Table 23. Embedded internal reference voltage calibration values

Calibration value name	Description	Memory address
VREFINT_CAL	Raw data acquired at temperature of 30 °C V <sub>DDA</sub> = 3 V	0x1FF8 0078 - 0x1FF8 0079

Table 24. Embedded internal reference voltage

Symbol	Parameter	Conditions	Min	Тур	Max	Unit	
V <sub>REFINT out</sub> <sup>(1)</sup>	Internal reference voltage	– 40 °C < T <sub>J</sub> < +125 °C	1.202	1.224	1.242	V	
I <sub>REFINT</sub>	Internal reference current consumption	-	-	1.4	2.3	μΑ	
T <sub>VREFINT</sub>	Internal reference startup time	-	-	2	3	ms	
V <sub>VREF_MEAS</sub>	V <sub>DDA</sub> voltage during V <sub>REFINT</sub> factory measure	-	2.99	3	3.01	V	
A <sub>VREF_MEAS</sub>	Accuracy of factory-measured V <sub>REF</sub> value <sup>(2)</sup>	Including uncertainties due to ADC and V <sub>DDA</sub> values	-	-	±5	mV	
T <sub>Coeff</sub> <sup>(3)</sup>	Temperature coefficient	-40 °C < T <sub>J</sub> < +125 °C	-	20	50	ppm/°C	
	Temperature coemcient	0 °C < T <sub>J</sub> < +50 °C	-	-	20	ррии С	
A <sub>Coeff</sub> <sup>(3)</sup>	Long-term stability	1000 hours, T= 25 °C	-	-	1000	ppm	
V <sub>DDCoeff</sub> <sup>(3)</sup>	Voltage coefficient	3.0 V < V <sub>DDA</sub> < 3.6 V	-	-	2000	ppm/V	
T <sub>S_vrefint</sub> (3)(4)	ADC sampling time when reading the internal reference voltage	-	5	10	-	μs	
T <sub>ADC_BUF</sub> <sup>(3)</sup>	Startup time of reference voltage buffer for ADC	-	-	-	10	μs	
I <sub>BUF_ADC</sub> <sup>(3)</sup>	Consumption of reference voltage buffer for ADC	-	ı	13.5	25	μΑ	
I <sub>VREF_OUT</sub> (3)	VREF_OUT output current <sup>(5)</sup>	-	-	-	1	μA	
C <sub>VREF_OUT</sub> <sup>(3)</sup>	VREF_OUT output load	-	-	-	50	pF	
I <sub>LPBUF</sub> <sup>(3)</sup>	Consumption of reference voltage buffer for VREF_OUT and COMP	-	-	730	1200	nA	
V <sub>REFINT_DIV1</sub> (3)	1/4 reference voltage	-	24	25	26	_	
V <sub>REFINT_DIV2</sub> (3)	1/2 reference voltage	-	49	50	51	% V <sub>REFINT</sub>	
V <sub>REFINT_DIV3</sub> (3)	3/4 reference voltage	-	74	75	76	→ VREFINT	

<sup>1.</sup> Guaranteed by test in production.

57

<sup>2.</sup> The internal V<sub>REF</sub> value is individually measured in production and stored in dedicated EEPROM bytes.

- 3. Guaranteed by design, not tested in production.
- 4. Shortest sampling time can be determined in the application by multiple iterations.
- 5. To guarantee less than 1% VREF\_OUT deviation.

#### 6.3.4 Supply current characteristics

The current consumption is a function of several parameters and factors such as the operating voltage, temperature, I/O pin loading, device software configuration, operating frequencies, I/O pin switching rate, program location in memory and executed binary code. The current consumption is measured as described in *Figure 8: Current consumption measurement scheme*.

All Run-mode current consumption measurements given in this section are performed with a reduced code that gives a consumption equivalent to Dhrystone 2.1 code if not specified otherwise.

The current consumption values are derived from the tests performed under ambient temperature and V<sub>DD</sub> supply voltage conditions summarized in *Table 21: General operating conditions* unless otherwise specified.

The MCU is placed under the following conditions:

- All I/O pins are configured in analog input mode
- All peripherals are disabled except when explicitly mentioned
- The Flash memory access time and prefetch is adjusted depending on fHCLK frequency and voltage range to provide the best CPU performance unless otherwise specified.
- When the peripherals are enabled f<sub>APB1</sub> = f<sub>APB2</sub> = f<sub>APB</sub>
- When PLL is on, the PLL inputs are equal to HSI = 16 MHz (if internal clock is used)
- For maximum current consumption  $V_{DD} = V_{DDA} = 3.6 \text{ V}$  is applied to all supply pins
- For typical current consumption V<sub>DD</sub> = V<sub>DDA</sub> = 3.0 V is applied to all supply pins if not specified otherwise

The parameters given in *Table 42*, *Table 21* and *Table 22* are derived from tests performed under ambient temperature and  $V_{DD}$  supply voltage conditions summarized in *Table 21*.

Table 25. Current consumption in Run mode, code with data processing running from Flash

Symbol	Parameter	Conditions		f <sub>HCLK</sub>	Тур	Max <sup>(1)</sup>	Unit
			65 kHz	36.5	110		
Supply current in Run mode.	MSI clock	Range 3, V <sub>CORE</sub> =1.2 V, VOS[1:0]=11	524 kHz	99.5	190	μΑ	
	Run mode,			4.2 MHz	620	700	
from Flash)	from code Flash) executed	HSI clock	Range 2, V <sub>CORE</sub> =1.5 V, VOS[1:0]=10,	16 MHz	2.6	2.9	mA
	from Flash	TIGI GIUCK	Range 1, V <sub>CORE</sub> =1.8 V, VOS[1:0]=01	32 MHz	6.25	7	ША

<sup>1.</sup> Guaranteed by characterization results, not tested in production, unless otherwise specified.



| IDD (mA) | 3.00 | 2.50 | 2.00 | 1.80E+00 | 2.00E+00 | 2.40E+00 | 2.60E+00 | 2.80E+00 | 3.00E+00 | 3.40E+00 | 3.60E+00 | 4.60E+00 | 4.60E+00 | 2.80E+00 | 3.20E+00 | 3.40E+00 | 3.60E+00 | 4.60E+00 | 4.60E+00 | 4.60E+00 | 4.60E+00 | 4.60E+00 | 4.60E+00 | 3.20E+00 | 3.40E+00 | 3.60E+00 | 4.60E+00 |

Figure 9.  $I_{DD}$  vs  $V_{DD}$ , at  $T_A$ = 25/55/85/105 °C, Run mode, code running from Flash memory, Range 2, HSI16, 1WS

Table 26. Current consumption in Run mode, code with data processing running from RAM

Symbol	Parameter	Cond	Conditions		Тур	Max <sup>(1)</sup>	Unit
Supply current in Run mode, code executed from RAM, Flash switched off			Range 3,	65 kHz	34.5	75	<b>Unit</b> μA - mA
		MSI clock	V <sub>CORE</sub> =1.2 V,	524 kHz	83	120	
	Supply current in		VOS[1:0]=11	4.2 MHz	485	540	
	executed from RAM, Flash	HSI16 clock source	Range 2, V <sub>CORE</sub> =1.5 V, VOS[1:0]=10	16 MHz	2.1	2.3	mΛ
		(16 MHz)	Range 1, V <sub>CORE</sub> =1.8 V, VOS[1:0]=01	32 MHz	5.1	5.6	IIIA

<sup>1.</sup> Guaranteed by characterization results, not tested in production, unless otherwise specified.

Table 27. Current consumption in Sleep mode

Symbol	Parameter	Cond	litions	f <sub>HCLK</sub>	Тур	Max <sup>(1)</sup>	Unit
			Range 3,	65 kHz	18	65	
		MSI clock	V <sub>CORE</sub> =1.2 V,	524 kHz	31.5	75	
	Supply current		VOS[1:0]=11	4.2 MHz	140	210	
	in Sleep mode, Flash off	HSI16 clock source	Range 2, V <sub>CORE</sub> =1.5 V, VOS[1:0]=10	16 MHz 665 830	830		
		(16 MHz)	Range 1, V <sub>CORE</sub> =1.8 V, VOS[1:0]=01	32 MHz	1750	2100	
I <sub>DD</sub> (Sleep)			Range 3,	65 kHz	29.5	110	μA
		MSI clock	V <sub>CORE</sub> =1.2 V,	524 kHz	44.5	130	
	Supply current		VOS[1:0]=11	4.2 MHz	150	270	
	in Sleep mode, Flash on	HSI16 clock source	Range 2, V <sub>CORE</sub> =1.5 V, VOS[1:0]=10	16 MHz	680	950	
		(16 MHz)	Range 1, V <sub>CORE</sub> =1.8 V, VOS[1:0]=01	RE=1.8 V, 32 MHz 1750	1750	2100	

<sup>1.</sup> Guaranteed by characterization results, not tested in production, unless otherwise specified.

Table 28. Current consumption in Low-power Run mode

Symbol	Parameter		Conditions		Тур	Max <sup>(1)</sup>	Unit
				T <sub>A</sub> = -40 °C to 25 °C	8.5	10	
			MSI clock, 65 kHz	T <sub>A</sub> = 85 °C	11.5	48	
			f <sub>HCLK</sub> = 32 kHz	T <sub>A</sub> = 105 °C	15.5	53	
		All		T <sub>A</sub> = 125 °C	27.5	130	
		peripherals off, code		T <sub>A</sub> =-40 °C to 25 °C	10	15	Unit
		executed	MSI clock, 65 kHz	T <sub>A</sub> = 85 °C	15.5	50	
		from RAM, Flash	f <sub>HCLK</sub> = 65 kHz	T <sub>A</sub> = 105 °C	19.5	54	
		switched off,		T <sub>A</sub> = 125 °C	31.5	130	
		V <sub>DD</sub> from 1.65 V to		$T_A = -40 ^{\circ}\text{C} \text{ to } 25 ^{\circ}\text{C}$	20	25	
		3.6 V		T <sub>A</sub> = 55 °C	23	50	μΑ
	Supply		MSI clock, 131 kHz f <sub>HCLK</sub> = 131 kHz	T <sub>A</sub> = 85 °C	25.5	55	
			HOLK	T <sub>A</sub> = 105 °C	29.5	64	
I <sub>DD</sub>	current in			T <sub>A</sub> = 125 °C	40	140	пΔ
(LP Run)	Low-power run mode			$T_A = -40 ^{\circ}\text{C} \text{ to } 25 ^{\circ}\text{C}$	22	28	μΑ
			MSI clock, 65 kHz	T <sub>A</sub> = 85 °C	26	68	
			f <sub>HCLK</sub> = 32 kHz	T <sub>A</sub> = 105 °C	31	75	
				T <sub>A</sub> = 125 °C	44	95	
		All peripherals		$T_A = -40 ^{\circ}\text{C} \text{ to } 25 ^{\circ}\text{C}$	27.5	33	
		off, code	MSI clock, 65 kHz	T <sub>A</sub> = 85 °C	31.5	73	
		executed from Flash,	f <sub>HCLK</sub> = 65 kHz	T <sub>A</sub> = 105 °C	36.5	80	
		V <sub>DD</sub> from		T <sub>A</sub> = 125 °C	49	100	
		1.65 V to 3.6 V	MSI clock, 131 kHz f <sub>HCLK</sub> = 131 kHz	$T_A = -40 ^{\circ}\text{C} \text{ to } 25 ^{\circ}\text{C}$	39	46	
				T <sub>A</sub> = 55 °C	41	80	
				T <sub>A</sub> = 85 °C	44	86	
				T <sub>A</sub> = 105 °C	49.5	100	
				T <sub>A</sub> = 125 °C	60	120	

<sup>1.</sup> Guaranteed by characterization results, not tested in production, unless otherwise specified.




Figure 10.  $I_{DD}$  vs  $V_{DD}$ , at  $T_A$ = 25/55/ 85/105 °C, Low-power run mode, code running from RAM, Range 3, MSI (Range 0) at 64 KHz, 0 WS

Table 29. Current consumption in Low-power Sleep mode

Symbol	Parameter		Conditions		Тур	Max <sup>(1)</sup>	Unit
			MSI clock, 65 kHz f <sub>HCLK</sub> = 32 kHz Flash off	T <sub>A</sub> = -40 °C to 25 °C	4.7 <sup>(2)</sup>	-	
				$T_A$ = -40 °C to 25 °C	17	23	
			MSI clock, 65 kHz	T <sub>A</sub> = 85 °C	19.5	63	
			f <sub>HCLK</sub> = 32 kHz Flash on	T <sub>A</sub> = 105 °C	23	69	
				T <sub>A</sub> = 125 °C	32.5	90	
	Supply current in	All peripherals		$T_A = -40 ^{\circ}\text{C} \text{ to } 25 ^{\circ}\text{C}$	17	23	μΑ
I <sub>DD</sub> (LP Sleep)	Low-power	off, V <sub>DD</sub> from 1.65 V to 3.6 V	MSI clock, 65 kHz	T <sub>A</sub> = 85 °C	20	63	
	sleep mode	1.05 V to 3.0 V	f <sub>HCLK</sub> = 65 kHz, Flash on	T <sub>A</sub> = 105 °C	23.5	69	
				T <sub>A</sub> = 125 °C	32.5	90	
				$T_A = -40 ^{\circ}\text{C} \text{ to } 25 ^{\circ}\text{C}$	19.5	36	
			MSI clock, 131 kHz	T <sub>A</sub> = 55 °C	20.5	64	
			f <sub>HCLK</sub> = 131 kHz,	T <sub>A</sub> = 85 °C	22.5	66	
			Flash on	T <sub>A</sub> = 105 °C	26	72	
				T <sub>A</sub> = 125 °C	35	95	

<sup>1.</sup> Guaranteed by characterization results, not tested in production, unless otherwise specified.

<sup>2.</sup> As the CPU is in Sleep mode, the difference between the current consumption with Flash on and off (nearly 12  $\mu$ A) is the same whatever the clock frequency.

16	Table 30. Typical and maximum current consumptions in Stop mode							
Symbol	Parameter	Conditions	Тур	Max <sup>(1)</sup>	Unit			
		$T_A = -40$ °C to 25°C	0.41	1				
		T <sub>A</sub> = 55°C	0.63	2.1				
I <sub>DD</sub> (Stop)	Supply current in Stop mode	T <sub>A</sub> = 85°C	1.7	4.5	μΑ			
		T <sub>A</sub> = 105°C	4	9.6				
		T <sub>A</sub> = 125°C	11	4.5				

Table 30. Typical and maximum current consumptions in Stop mode

- 1. Guaranteed by characterization results, not tested in production, unless otherwise specified.
- 2. Guaranteed by test in production.

Figure 11.  $I_{DD}$  vs  $V_{DD}$ , at  $T_A$ = 25/55/ 85/105 °C, Stop mode with RTC enabled and running on LSE Low drive




Figure 12.  $I_{DD}$  vs  $V_{DD}$ , at  $T_A$ = 25/55/85/105 °C, Stop mode with RTC disabled, all clocks off




Table 31. Typical and maximum current consumptions in Standby mode<sup>(1)</sup>

Symbol	Parameter	Conditions		Тур	Max <sup>(2)</sup>	Unit
			$T_A = -40 ^{\circ}\text{C} \text{ to } 25 ^{\circ}\text{C}$	TBD	1.7	
			T <sub>A</sub> = 55 °C	-	2.9	
	Independent watchdog and LSI enabled T <sub>A</sub> = 85 °C	T <sub>A</sub> = 85 °C	-	3.3		
			T <sub>A</sub> = 105 °C	-	4.1	]
I <sub>DD</sub>	Supply current in Standby		T <sub>A</sub> = 125 °C	-	8.5	
(Standby)	mode		$T_A = -40 ^{\circ}\text{C} \text{ to } 25 ^{\circ}\text{C}$	0.29	0.6	μA
			T <sub>A</sub> = 55 °C	0.32	0.9	
		Independent watchdog and LSI off	T <sub>A</sub> = 85 °C	0.5	2.3	
			T <sub>A</sub> = 105 °C	0.94	3	
			T <sub>A</sub> = 125 °C	2.6	7	]

<sup>1.</sup> TBD stands for "to be defined".

Table 32. Average current consumption during wakeup

Symbol	parameter	System frequency	Current consumption during wakeup	Unit
		HSI	1	
	Supply current during wakeup from Stop mode	HSI/4	0,7	
I <sub>DD</sub> (WU from Stop)		MSI 4,2 MHz	0,7	
,		MSI 1,05 MHz	0,4	
		MSI 65 KHz	0,1	mA
I <sub>DD</sub> (Reset)	Reset pin pulled down	-	0,21	
I <sub>DD</sub> (Power Up)	BOR on	-	0,23	
I <sub>DD</sub> (WU from	With Fast wakeup set	MSI 2,1 MHz	0,5	
StandBy)	With Fast wakeup disabled	MSI 2,1 MHz	0,12	

<sup>2.</sup> Guaranteed by characterization results, not tested in production, unless otherwise specified

### On-chip peripheral current consumption

The current consumption of the on-chip peripherals is given in the following tables. The MCU is placed under the following conditions:

- $\bullet$  all I/O pins are in input mode with a static value at  $V_{DD}$  or  $V_{SS}$  (no load)
- all peripherals are disabled unless otherwise mentioned
- the given value is calculated by measuring the current consumption
  - with all peripherals clocked off
  - with only one peripheral clocked on

Table 33. Peripheral current consumption in run or Sleep mode<sup>(1)</sup>

		Typical	consumption, V	/ <sub>DD</sub> = 3.0 V, T <sub>A</sub> =	25 °C	
Per	ipheral	Range 1, V <sub>CORE</sub> =1.8 V VOS[1:0] = 01		Range 3, V <sub>CORE</sub> =1.2 V VOS[1:0] = 11	Low-power sleep and run	Unit
	WWDG	3	2	2	2	
	SPI2	9	4.5	3.5	4	
	LPUART1	8	6.5	5.5	6	
	I2C1	11	9.5	7.5	9	
	I2C2	4	3.5	3	2.5	μΑ/ΜΗz (f <sub>HCLK</sub> )
	USB	8.5	4.5	4	4.5	
APB1	DAC1	4	3.5	3	2.5	
	USART2	14.5	12	9.5	11	('HCLK)
	LPTIM1	10	8.5	6.5	8	]
	TIM2	10.5	8.5	7	9	
	TIM6	3.5	3	2.5	2	
	CRS	2.5	2	2	2	
	ADC1 <sup>(2)</sup>	5.5	5	3.5	4	
	SPI1	4	3	3	2.5	
	USART1	14.5	11.5	9.5	12	
APB2	TIM21	7.5	6	5	5.5	μΑ/MHz (f <sub>HCLK</sub> )
	TIM22	7	6	5	6	
	FIREWALL	1.5	1	1	0.5	
	DBGMCU	1.5	1	1	0.5	

Table 33. Peripheral current consumption in run or Sleep mode<sup>(1)</sup> (continued)

		Typical	consumption, V	<sub>DD</sub> = 3.0 V, T <sub>A</sub> =	25 °C	
Peripheral		Range 1, V <sub>CORE</sub> =1.8 V VOS[1:0] = 01	Range 2, V <sub>CORE</sub> =1.5 V VOS[1:0] = 10	Range 3, V <sub>CORE</sub> =1.2 V VOS[1:0] = 11	Low-power sleep and run	Unit
Cortex- M0+ core I/O port	GPIOA	3.5	3	2.5	2.5	
	GPIOB	3.5	2.5	2	2.5	
	GPIOC	8.5	6.5	5.5	7	μΑ/MHz (f <sub>HCLK</sub> )
	GPIOD	1	0.5	0.5	0.5	
	GPIOH	1.5	1	1	0.5	
	CRC	1.5	1	1	1	
	FLASH	0(3)	0(3)	0(3)	0(3)	
ALID	DMA1	10	8	6.5	8.5	
AHB	RNG	5.5	1	0.5	0.5	µA/MHz (f <sub>HCLK</sub> )
	TSC	3	2.5	2	3	('HCLK)
All enabled		279	221.5	219.5	215	
SYSCFG 8	k RI	2.5	2	2	1.5	μΑ/MHz
PWR		2.5	2	2	1	(f <sub>HCLK</sub> )

Data based on differential I<sub>DD</sub> measurement between all peripherals off an one peripheral with clock enabled, in the following conditions: f<sub>HCLK</sub> = 32 MHz (range 1), f<sub>HCLK</sub> = 16 MHz (range 2), f<sub>HCLK</sub> = 4 MHz (range 3), f<sub>HCLK</sub> = 64kHz (Low-power run/sleep), f<sub>APB1</sub> = f<sub>HCLK</sub>, f<sub>APB2</sub> = f<sub>HCLK</sub>, default prescaler value for each peripheral. The CPU is in Sleep mode in both cases. No I/O pins toggling. Not tested in production.

Table 34. Peripheral current consumption in Stop and Standby mode

Peripheral	Stop or Stan	Unit	
renpheral	V <sub>DD</sub> =1.8 V	V <sub>DD</sub> =3.0 V	
LSE Low drive <sup>(1)</sup>	0,1	0,1	
LPTIM1, Input 100 Hz	0,01	0,01	
LPTIM1, Input 1 MHz	6	6	μА
LPUART1	0,2	0,2	
RTC	0,3	0,48	

<sup>2.</sup> HSI oscillator is off for this measure.

<sup>3.</sup> Current consumption is negligible and close to 0  $\mu A$ .

 LSE Low drive consumption is the difference between an external clock on OSC32\_IN and a quartz between OSC32\_IN and OSC32\_OUT.-

#### 6.3.5 Wakeup time from low-power mode

The wakeup times given in the following table are measured with the MSI or HSI16 RC oscillator. The clock source used to wake up the device depends on the current operating mode:

- Sleep mode: the clock source is the clock that was set before entering Sleep mode
- Stop mode: the clock source is either the MSI oscillator in the range configured before entering Stop mode, the HSI16 or HSI16/4.
- Standby mode: the clock source is the MSI oscillator running at 2.1 MHz

All timings are derived from tests performed under ambient temperature and  $V_{DD}$  supply voltage conditions summarized in *Table 21*.



Table 35. Low-power mode wakeup timings<sup>(1)</sup>

Symbol	Parameter	Conditions	Тур	Max <sup>(2)</sup>	Unit
t <sub>WUSLEEP</sub>	Wakeup from Sleep mode	f <sub>HCLK</sub> = 32 MHz	TBD	-	
t	Wakeup from Low-power sleep	f <sub>HCLK</sub> = 262 kHz Flash enabled	TBD	1	
WUSLEEP_LP	mode, f <sub>HCLK</sub> = 262 kHz	f <sub>HCLK</sub> = 262 kHz Flash switched off	TBD	ı	
		$f_{HCLK} = f_{MSI} = 4.2 \text{ MHz}$	TBD	-	
	Wakeup from Stop mode, regulator in Run mode	$f_{HCLK} = f_{HSI} = 16 \text{ MHz}$	TBD		
twusleep_lp was twustdry was the control of the control of two states and the control of two states are the control of two sta		$f_{HCLK} = f_{HSI}/4 = 4 \text{ MHz}$	TBD	ı	
		f <sub>HCLK</sub> = f <sub>MSI</sub> = 4.2 MHz Voltage range 1 and 2	TBD	TBD	
		f <sub>HCLK</sub> = f <sub>MSI</sub> = 4.2 MHz Voltage range 3	TBD	TBD	
	Wakeup from Stop mode,	$f_{HCLK} = f_{MSI} = 2.1 \text{ MHz}$	TBD	TBD	μs
		$f_{HCLK} = f_{MSI} = 1.05 \text{ MHz}$	TBD	TBD	
twustop	regulator in low-power mode	f <sub>HCLK</sub> = f <sub>MSI</sub> = 524 kHz	TBD	TBD	
		$f_{HCLK} = f_{MSI} = 262 \text{ kHz}$	TBD	TBD	
		$f_{HCLK} = f_{MSI} = 131 \text{ kHz}$	TBD	TBD	
		f <sub>HCLK</sub> = MSI = 65 kHz	TBD	TBD	
		f <sub>HCLK</sub> = f <sub>HSI</sub> = 16 MHz	TBD	ı	
		$f_{HCLK} = f_{HSI}/4 = 4 \text{ MHz}$	TBD	ı	
	Wakeup from Stop mode,	f <sub>HCLK</sub> = f <sub>HSI</sub> = 16 MHz	TBD	TBD	
	regulator in low-power mode,	$f_{HCLK} = f_{HSI}/4 = 4 \text{ MHz}$	TBD	TBD	
	code running from RAM	f <sub>HCLK</sub> = f <sub>MSI</sub> = 4.2 MHz	TBD	TBD	
t	Wakeup from Standby mode FWU bit = 1	f <sub>HCLK</sub> = MSI = 2.1 MHz	TBD	TBD	
WUSTDBY	Wakeup from Standby mode FWU bit = 0	f <sub>HCLK</sub> = MSI = 2.1 MHz	TBD	TBD	ms

<sup>1.</sup> TBD stands for "to be defined".

# 6.3.6 External clock source characteristics

<sup>2.</sup> Guaranteed by characterization results, not tested in production, unless otherwise specified

#### Low-speed external user clock generated from an external source

The characteristics given in the following table result from tests performed using a lowspeed external clock source, and under ambient temperature and supply voltage conditions summarized in Table 21.

Table 36. Low-speed external user clock characteristics<sup>(1)</sup>

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f <sub>LSE_ext</sub>	User external clock source frequency		1	32.768	1000	kHz
V <sub>LSEH</sub>	OSC32_IN input pin high level voltage		0.7V <sub>DD</sub>	-	V <sub>DD</sub>	V
V <sub>LSEL</sub>	OSC32_IN input pin low level voltage	-	V <sub>SS</sub>	-	0.3V <sub>DD</sub>	V
t <sub>w(LSE)</sub>	OSC32_IN high or low time		465	-	-	ns
$\begin{matrix} t_{r(LSE)} \\ t_{f(LSE)} \end{matrix}$	OSC32_IN rise or fall time		-	-	10	113
C <sub>IN(LSE)</sub>	OSC32_IN input capacitance	-	-	0.6	-	pF
DuCy <sub>(LSE)</sub>	Duty cycle	-	45	-	55	%
IL	OSC32_IN Input leakage current	$V_{SS} \le V_{IN} \le V_{DD}$	-	-	±1	μΑ

<sup>1.</sup> Guaranteed by design, not tested in production




Figure 13. Low-speed external clock source AC timing diagram

### Low-speed external clock generated from a crystal/ceramic resonator

The low-speed external (LSE) clock can be supplied with a 32.768 kHz crystal/ceramic resonator oscillator. All the information given in this paragraph are based on characterization results obtained with typical external components specified in Table 37. In the application, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion and startup stabilization

DocID025937 Rev 3 60/101



time. Refer to the crystal resonator manufacturer for more details on the resonator characteristics (frequency, package, accuracy).

Min<sup>(2)</sup> Conditions<sup>(2)</sup> Symbol Unit **Parameter** Тур Max LSE oscillator frequency 32.768 kHz  $f_{LSE}$ LSEDRV[1:0]=00 0.5 lower driving capability LSEDRV[1:0]= 01 0.75 medium low driving capability Maximum critical crystal  $\mathsf{G}_{\mathsf{m}}$ μA/V transconductance LSEDRV[1:0] = 101.7 medium high driving capability LSEDRV[1:0]=11 2.7 higher driving capability  $t_{SU(LSE)}^{(3)}$ V<sub>DD</sub> is stabilized Startup time 2 s

Table 37. LSE oscillator characteristics<sup>(1)</sup>

- 1. Guaranteed by design, not tested in production.
- Refer to the note and caution paragraphs below the table, and to the application note AN2867 "Oscillator design guide for ST microcontrollers".
- Guaranteed by characterization results, not tested in production. t<sub>SU(LSE)</sub> is the startup time measured from the moment it is enabled (by software) to a stabilized 32.768 kHz oscillation is reached. This value is measured for a standard crystal resonator and it can vary significantly with the crystal manufacturer. To increase speed, address a lower-drive quartz with a high-driver mode.

Note: For information on selecting the crystal, refer to the application note AN2867 "Oscillator design guide for ST microcontrollers" available from the ST website www.st.com.




Figure 14. Typical application with a 32.768 kHz crystal

Note:

An external resistor is not required between OSC32\_IN and OSC32\_OUT and it is forbidden to add one.

#### 6.3.7 Internal clock source characteristics

The parameters given in *Table 38* are derived from tests performed under ambient temperature and  $V_{DD}$  supply voltage conditions summarized in *Table 21*.

# High-speed internal 16 MHz (HSI16) RC oscillator

Table 38. 16 MHz HSI16 oscillator characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f <sub>HSI16</sub>	Frequency	V <sub>DD</sub> = 3.0 V	-	16	-	MHz
TRIM <sup>(1)(2)</sup>	HSI16 user-	Trimming code is not a multiple of 16	-	± 0.4	0.7	%
TRIM` '` '	trimmed resolution	Trimming code is a multiple of 16	-	-	± 1.5	%
		$V_{DDA}$ = 3.0 V, $T_A$ = 25 °C	-1 <sup>(3)</sup>	-	1 <sup>(3)</sup>	%
	Accuracy of the factory-calibrated HSI16 oscillator	$V_{DDA} = 3.0 \text{ V}, T_A = 0 \text{ to } 55 ^{\circ}\text{C}$	-1.5	-	1.5	%
۸۵۵		$V_{DDA}$ = 3.0 V, $T_{A}$ = -10 to 70 °C	-2	-	2	%
ACC <sub>HSI16</sub>		$V_{DDA}$ = 3.0 V, $T_{A}$ = -10 to 85 °C	-2.5	-	2	%
	TIOTTO OSCIIIATOI	$V_{DDA}$ = 3.0 V, $T_{A}$ = -10 to 105 °C	-4	-	2	%
		V <sub>DDA</sub> = 1.65 V to 3.6 V T <sub>A</sub> = -40 to 105 °C	-4	-	3	%
t <sub>SU(HSI16)</sub> <sup>(2)</sup>	HSI16 oscillator startup time	•		3.7	6	μs
I <sub>DD(HSI16)</sub> <sup>(2)</sup>	HSI16 oscillator power consumption	-	-	100	140	μΑ

<sup>1.</sup> The trimming step differs depending on the trimming code. It is usually negative on the codes which are multiples of 16 (0x00, 0x10, 0x20, 0x30...0xE0).

- 2. Guaranteed by characterization results, not tested in production.
- 3. Guaranteed by test in production.

Figure 15. HSI16 minimum and maximum value versus temperature 4.009 3.00% 2.00% 1.65V min 0,00 3V typ 60 20 40 120 3.6V max 1.65V max ■ 3.6V min 4 00 -5.00% -6.00% MSv34791V1

57

# High-speed internal 48 MHz (HSI48) RC oscillator

Table 39. HSI48 oscillator characteristics<sup>(1)</sup>

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f <sub>HSI48</sub>	Frequency		-	48	-	MHz
TRIM	HSI48 user-trimming step		0.09 <sup>(2)</sup>	0.14	0.2 <sup>(2)</sup>	%
DuCy <sub>(HSI48)</sub>	Duty cycle		45 <sup>(2)</sup>	-	55 <sup>(2)</sup>	%
ACC <sub>HSI48</sub>	Accuracy of the HSI48 oscillator (factory calibrated before CRS calibration)	T <sub>A</sub> = 25 °C	-4 <sup>(3)</sup>	-	4 <sup>(3)</sup>	%
t <sub>su(HSI48)</sub>	HSI48 oscillator startup time		-	-	6 <sup>(2)</sup>	μs
I <sub>DDA(HSI48)</sub>	HSI48 oscillator power consumption		-	330	380 <sup>(2)</sup>	μΑ

- 1.  $V_{DDA}$  = 3.3 V,  $T_{A}$  = -40 to 105 °C unless otherwise specified.
- 2. Guaranteed by design, not tested in production.
- 3. Guaranteed by characterization results, not tested in production.

#### Low-speed internal (LSI) RC oscillator

Table 40. LSI oscillator characteristics

Symbol	Symbol Parameter		Тур	Max	Unit
f <sub>LSI</sub> <sup>(1)</sup>	LSI frequency	26	38	56	kHz
D <sub>LSI</sub> <sup>(2)</sup>	LSI oscillator frequency drift $0^{\circ}C \le T_A \le 85^{\circ}C$		-	4	%
t <sub>su(LSI)</sub> <sup>(3)</sup>	LSI oscillator startup time	-	-	200	μs
I <sub>DD(LSI)</sub> <sup>(3)</sup>	LSI oscillator power consumption	-	400	510	nA

- 1. Guaranteed by test in production.
- 2. This is a deviation for an individual part, once the initial frequency has been measured.
- 3. Guaranteed by design, not tested in production.

#### Multi-speed internal (MSI) RC oscillator

Table 41. MSI oscillator characteristics

Symbol	Parameter	Condition	Тур	Max	Unit
		MSI range 0	65.5	-	
		MSI range 1	131	-	kHz
		MSI range 2	262	-	NI IZ
f <sub>MSI</sub>	Frequency after factory calibration, done at $V_{DD}$ = 3.3 V and $T_A$ = 25 °C	MSI range 3	524	-	
	LDB are rainery at a	MSI range 4	1.05	-	
		MSI range 5	2.1	-	MHz
		MSI range 6	4.2	-	



Table 41. MSI oscillator characteristics (continued)

Symbol	Parameter	Condition	Тур	Max	Unit
ACC <sub>MSI</sub>	Frequency error after factory calibration	-	±0.5	-	%
D <sub>TEMP(MSI)</sub> <sup>(1)</sup>	MSI oscillator frequency drift $0 \text{ °C} \le T_A \le 85 \text{ °C}$	-	±3	-	%
D <sub>VOLT(MSI)</sub> <sup>(1)</sup>	MSI oscillator frequency drift 1.65 V $\leq$ V <sub>DD</sub> $\leq$ 3.6 V, T <sub>A</sub> = 25 °C	-	-	2.5	%/V
		MSI range 0	0.75	-	
		MSI range 1	1	-	
		MSI range 2	1.5	-	
$I_{DD(MSI)}^{(2)}$	MSI oscillator power consumption	MSI range 3	2.5	-	μΑ
		MSI range 4	4.5	-	
		MSI range 5	8	-	
		MSI range 6	15	-	
		MSI range 0	30	-	
		MSI range 1	20	-	
	MSI oscillator startup time	MSI range 2	15	-	
		MSI range 3	10	-	μs
1		MSI range 4	6	-	
t <sub>SU(MSI)</sub>		MSI range 5	5	-	
		MSI range 6, Voltage range 1 and 2	3.5	-	
		MSI range 6, Voltage range 3	5	-	
		MSI range 0	-	40	
		MSI range 1	-	20	
		MSI range 2	-	10	
		MSI range 3	-	4	
t(2)	MSI oscillator stabilization time	MSI range 4	-	2.5	116
t <sub>STAB(MSI)</sub> <sup>(2)</sup>	Wish Oscillator stabilization time	MSI range 5	-	2	μs
		MSI range 6, Voltage range 1 and 2	-	2	
		MSI range 3, Voltage range 3	-	3	
foursers	MSI oscillator frequency overshoot	Any range to range 5	-	4	MHz
f <sub>OVER(MSI)</sub>	mor oscillator frequency overshoot	Any range to range 6	-	6	IVII IZ

- 1. This is a deviation for an individual part, once the initial frequency has been measured.
- 2. Guaranteed by characterization results, not tested in production.

#### 6.3.8 PLL characteristics

The parameters given in *Table 42* are derived from tests performed under ambient temperature and  $V_{DD}$  supply voltage conditions summarized in *Table 21*.

**Table 42. PLL characteristics** 

Cumbal	Parameter		Value	Value		
Symbol	Parameter	Min	Тур	Max <sup>(1)</sup>	Unit	
f	PLL input clock <sup>(2)</sup>	2	-	24	MHz	
f <sub>PLL_IN</sub>	PLL input clock duty cycle	45	-	55	%	
f <sub>PLL_OUT</sub>	PLL output clock	2	-	32	MHz	
t <sub>LOCK</sub>	PLL input = 16 MHz PLL VCO = 96 MHz	-	115	160	μs	
Jitter	Cycle-to-cycle jitter	-		± 600	ps	
I <sub>DDA</sub> (PLL)	Current consumption on V <sub>DDA</sub>	-	220	450	^	
I <sub>DD</sub> (PLL)	Current consumption on V <sub>DD</sub>	-	120	150	μΑ	

<sup>1.</sup> Guaranteed by characterization results, not tested in production.

#### 6.3.9 Memory characteristics

The characteristics are given at  $T_A$  = -40 to 105 °C unless otherwise specified.

#### **RAM** memory

Table 43. RAM and hardware registers

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
VRM	Data retention mode <sup>(1)</sup>	STOP mode (or RESET)	1.65	-	-	V

Minimum supply voltage without losing data stored in RAM (in Stop mode or under Reset) or in hardware registers (only in Stop mode).

Take care of using the appropriate multiplier factors so as to have PLL input clock values compatible with the range defined by f<sub>PLL OUT</sub>.

# Flash memory and data EEPROM

Table 44. Flash memory and data EEPROM characteristics

Symbol	Parameter	Conditions	Min	Тур	Max <sup>(1)</sup>	Unit
V <sub>DD</sub>	Operating voltage Read / Write / Erase	- 1		-	3.6	V
+	Programming time for	Erasing	-	3.28	3.94	me
<sup>L</sup> prog	word or half-page	Programming	-	3.28	3.94	ms
	Average current during the whole programming / erase operation		-	500	700	μΑ
I <sub>DD</sub>	Maximum current (peak) during the whole programming / erase operation	$T_A = 25 ^{\circ}\text{C},  V_{DD} = 3.6 ^{\circ}\text{V}$	-	1.5	2.5	mA

<sup>1.</sup> Guaranteed by design, not tested in production.

Table 45. Flash memory and data EEPROM endurance and retention

Symbol	Parameter	Conditions	Value	Unit	
Symbol	raiametei	Conditions	Min <sup>(1)</sup>	Onit	
N <sub>CYC</sub> <sup>(2)</sup>	Cycling (erase / write) Program memory  T <sub>A</sub> = -40°C to 105 °C		10	keyeles	
INCYC.	Cycling (erase / write) EEPROM data memory	14 - 40 C to 103 C	100	kcycles	
	Data retention (program memory) after 10 kcycles at T <sub>A</sub> = 85 °C	T <sub>RFT</sub> = +85 °C	30		
t <sub>RET</sub> <sup>(2)</sup>	Data retention (EEPROM data memory) after 100 kcycles at T <sub>A</sub> = 85 °C	1 RET - +63 C	30	voore	
'RET'	Data retention (program memory) after 10 kcycles at T <sub>A</sub> = 105 °C	T <sub>RFT</sub> = +105 °C	10	years	
	Data retention (EEPROM data memory) after 100 kcycles at T <sub>A</sub> = 105 °C	RET = FIOS C	10		

<sup>1.</sup> Guaranteed by characterization results, not tested in production.

<sup>2.</sup> Characterization is done according to JEDEC JESD22-A117.

#### 6.3.10 EMC characteristics

Susceptibility tests are performed on a sample basis during device characterization.

#### Functional EMS (electromagnetic susceptibility)

While a simple application is executed on the device (toggling 2 LEDs through I/O ports). the device is stressed by two electromagnetic events until a failure occurs. The failure is indicated by the LEDs:

- Electrostatic discharge (ESD) (positive and negative) is applied to all device pins until a functional disturbance occurs. This test is compliant with the IEC 61000-4-2 standard.
- FTB: A Burst of Fast Transient voltage (positive and negative) is applied to V<sub>DD</sub> and V<sub>SS</sub> through a 100 pF capacitor, until a functional disturbance occurs. This test is compliant with the IEC 61000-4-4 standard.

A device reset allows normal operations to be resumed.

The test results are given in *Table 46*. They are based on the EMS levels and classes defined in application note AN1709.

Level/ **Symbol Parameter Conditions** Class  $V_{DD} = 3.3 \text{ V, LQFP100, } T_A = +25 \text{ °C,}$ Voltage limits to be applied on any I/O pin to  $V_{FESD}$ f<sub>HCLK</sub> = 32 MHz 2B induce a functional disturbance conforms to IEC 61000-4-2  $V_{DD} = 3.3 \text{ V, LQFP100, } T_A = +25 \text{ °C,}$ Fast transient voltage burst limits to be f<sub>HCLK</sub> = 32 MHz applied through 100 pF on  $V_{DD}$  and  $V_{SS}$  $V_{\mathsf{EFTB}}$ 4A pins to induce a functional disturbance conforms to IEC 61000-4-4

Table 46. EMS characteristics

#### Designing hardened software to avoid noise problems

EMC characterization and optimization are performed at component level with a typical application environment and simplified MCU software. It should be noted that good EMC performance is highly dependent on the user application and the software in particular.

Therefore it is recommended that the user applies EMC software optimization and pregualification tests in relation with the EMC level requested for his application.

Software recommendations

The software flowchart must include the management of runaway conditions such as:

- Corrupted program counter
- Unexpected reset
- Critical data corruption (control registers...)

Prequalification trials

Most of the common failures (unexpected reset and program counter corruption) can be reproduced by manually forcing a low state on the NRST pin or the oscillator pins for 1 second.



To complete these trials, ESD stress can be applied directly on the device, over the range of specification values. When unexpected behavior is detected, the software can be hardened to prevent unrecoverable errors occurring (see application note AN1015).

#### **Electromagnetic Interference (EMI)**

The electromagnetic field emitted by the device are monitored while a simple application is executed (toggling 2 LEDs through the I/O ports). This emission test is compliant with IEC 61967-2 standard which specifies the test board and the pin loading.

				Max vs.	frequenc	y range	
Symbol	Parameter	Conditions	Monitored frequency band	4 MHz voltage range 3	16 MHz voltage range 2	voltage	Unit
		$V_{DD} = 3.3 \text{ V},$	0.1 to 30 MHz	3	-6	-5	
9	Peak level	$V_{DD} = 3.3 \text{ V},$ $T_A = 25 ^{\circ}\text{C},$	30 to 130 MHz	18	4	-7	dΒμV
S <sub>EMI</sub>	I Can level	LQFP100 package compliant with IEC	130 MHz to 1GHz	15	5	-7	
		61967-2	SAE EMI Level	2.5	2	1	-

**Table 47. EMI characteristics** 

### 6.3.11 Electrical sensitivity characteristics

Based on three different tests (ESD, LU) using specific measurement methods, the device is stressed in order to determine its performance in terms of electrical sensitivity.

#### Electrostatic discharge (ESD)

Electrostatic discharges (a positive then a negative pulse separated by 1 second) are applied to the pins of each sample according to each pin combination. The sample size depends on the number of supply pins in the device (3 parts × (n+1) supply pins). This test conforms to the ANSI/JEDEC standard.

Symbol	Ratings	Conditions	Class	Maximum value <sup>(1)</sup>	Unit
V <sub>ESD(HBM)</sub>	Electrostatic discharge voltage (human body model)	T <sub>A</sub> = +25 °C, conforming to ANSI/JEDEC JS-001	2	2000	V
V <sub>ESD(CDM)</sub>	Electrostatic discharge voltage (charge device model)	T <sub>A</sub> = +25 °C, conforming to ANSI/ESD STM5.3.1.	C4	500	V

Table 48. ESD absolute maximum ratings

<sup>1.</sup> Guaranteed by characterization results, not tested in production.

#### Static latch-up

Two complementary static tests are required on six parts to assess the latch-up performance:

- A supply overvoltage is applied to each power supply pin
- A current injection is applied to each input, output and configurable I/O pin

These tests are compliant with EIA/JESD 78A IC latch-up standard.

Table 49. Electrical sensitivities

Symbol	Parameter	Conditions	Class
LU	Static latch-up class	T <sub>A</sub> = +105 °C conforming to JESD78A	II level A

### 6.3.12 I/O current injection characteristics

As a general rule, current injection to the I/O pins, due to external voltage below  $V_{SS}$  or above  $V_{DD}$  (for standard pins) should be avoided during normal product operation. However, in order to give an indication of the robustness of the microcontroller in cases when abnormal injection accidentally happens, susceptibility tests are performed on a sample basis during device characterization.

#### Functional susceptibility to I/O current injection

While a simple application is executed on the device, the device is stressed by injecting current into the I/O pins programmed in floating input mode. While current is injected into the I/O pin, one at a time, the device is checked for functional failures.

The failure is indicated by an out of range parameter: ADC error above a certain limit (higher than 5 LSB TUE), out of conventional limits of induced leakage current on adjacent pins (out of  $-5 \,\mu\text{A}/+0 \,\mu\text{A}$  range), or other functional failure (for example reset occurrence oscillator frequency deviation).

The test results are given in the Table 50.

Table 50. I/O current injection susceptibility

Symbol	Description	Functional s		
		Negative injection	Positive injection	Unit
I <sub>INJ</sub>	Injected current on BOOT0	-0	NA	
	Injected current on all FT pins	-5 <sup>(1)</sup>	NA	mA
	Injected current on any other pin	-5 <sup>(1)</sup>	+5	

It is recommended to add a Schottky diode (pin to ground) to analog pins which may potentially inject negative currents.

# 6.3.13 I/O port characteristics

# General input/output characteristics

Unless otherwise specified, the parameters given in *Table 51* are derived from tests performed under the conditions summarized in *Table 21*. All I/Os are CMOS and TTL compliant.

Table 51. I/O static characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V <sub>IL</sub>	Input low level voltage	TC, FT, FTf, RST I/Os	-	-	0.3V <sub>DD</sub>	
		BOOT0 pin	-	-	0.14V <sub>DD</sub> <sup>(1)</sup>	
V <sub>IH</sub>	Input high level voltage	All I/Os	0.7 V <sub>DD</sub>	-	-	V
V <sub>hys</sub>	I/O Schmitt trigger voltage hysteresis (2)	Standard I/Os	-	10% V <sub>DD</sub> <sup>(3)</sup>	-	
		BOOT0 pin	-	0.01	-	
		$V_{SS} \le V_{IN} \le V_{DD}$ I/Os with analog switches	-	-	±50	
		$V_{SS} \le V_{IN} \le V_{DD}$ I/Os with USB	-	-	250	
I <sub>lkg</sub>	Input leakage current <sup>(4)</sup>	V <sub>SS</sub> ≤ V <sub>IN</sub> ≤ V <sub>DD</sub> Standard I/Os	-	-	±50	nA
		FT I/O V <sub>DD</sub> ≤ V <sub>IN</sub> ≤ 5 V	-	-	±10	μA
R <sub>PU</sub>	Weak pull-up equivalent resistor <sup>(5)</sup>	$V_{IN} = V_{SS}$	30	45	60	kΩ
R <sub>PD</sub>	Weak pull-down equivalent resistor <sup>(5)</sup>	$V_{IN} = V_{DD}$	30	45	60	kΩ
C <sub>IO</sub>	I/O pin capacitance	-	-	5	-	pF

<sup>1.</sup> Guaranteed by characterization, not tested in production

<sup>2.</sup> Hysteresis voltage between Schmitt trigger switching levels. Guaranteed by characterization results, not tested in production.

<sup>3.</sup> With a minimum of 200 mV. Guaranteed by characterization results, not tested in production.

<sup>4.</sup> The max. value may be exceeded if negative current is injected on adjacent pins.

<sup>5.</sup> Pull-up and pull-down resistors are designed with a true resistance in series with a switchable PMOS/NMOS. This MOS/NMOS contribution to the series resistance is minimum (~10% order).





Figure 16. V<sub>IH</sub>/V<sub>IL</sub> versus VDD (CMOS I/Os)

Figure 17. V<sub>IH</sub>/V<sub>IL</sub> versus VDD (TTL I/Os)



#### **Output driving current**

The GPIOs (general purpose input/outputs) can sink or source up to  $\pm 8$  mA, and sink or source up to  $\pm 15$  mA with the non-standard  $V_{OL}/V_{OH}$  specifications given in *Table 52*.

In the user application, the number of I/O pins which can drive current must be limited to respect the absolute maximum rating specified in *Section 6.2*:

- The sum of the currents sourced by all the I/Os on  $V_{DD}$ , plus the maximum Run consumption of the MCU sourced on  $V_{DD}$ , cannot exceed the absolute maximum rating  $I_{VDD(\Sigma)}$  (see *Table 19*).
- The sum of the currents sunk by all the I/Os on  $V_{SS}$  plus the maximum Run consumption of the MCU sunk on  $V_{SS}$  cannot exceed the absolute maximum rating  $I_{VSS(\Sigma)}$  (see *Table 19*).

#### **Output voltage levels**

Unless otherwise specified, the parameters given in *Table 52* are derived from tests performed under ambient temperature and  $V_{DD}$  supply voltage conditions summarized in *Table 21*. All I/Os are CMOS and TTL compliant.

Table 52. Output voltage characteristics

Symbol	Parameter	Conditions	Min	Max	Unit
V <sub>OL</sub> <sup>(1)</sup>	Output low level voltage for an I/O pin	CMOS port <sup>(2)</sup> ,	-	0.4	
V <sub>OH</sub> <sup>(3)</sup>	Output high level voltage for an I/O pin	$2.7 \text{ V} \le \text{V}_{DD} \le 3.6 \text{ V}$	V <sub>DD</sub> -0.4	-	
V <sub>OL</sub> <sup>(1)</sup>	Output low level voltage for an I/O pin	$\begin{array}{c} \text{TTL port}^{(2)}, \\ \text{I}_{\text{IO}} = + \ 8 \ \text{mA} \\ 2.7 \ \text{V} \leq \text{V}_{\text{DD}} \leq \ 3.6 \ \text{V} \end{array}$	-	0.4	
V <sub>OH</sub> (3)(4)	Output high level voltage for an I/O pin	TTL port <sup>(2)</sup> , $I_{IO} = -6 \text{ mA}$ $2.7 \text{ V} \le V_{DD} \le 3.6 \text{ V}$	2.4	-	
V <sub>OL</sub> <sup>(1)(4)</sup>	Output low level voltage for an I/O pin	$I_{IO}$ = +15 mA 2.7 V $\leq$ V <sub>DD</sub> $\leq$ 3.6 V	-	1.3	٧
V <sub>OH</sub> <sup>(3)(4)</sup>	Output high level voltage for an I/O pin	$I_{IO}$ = -15 mA 2.7 V $\leq$ V <sub>DD</sub> $\leq$ 3.6 V	V <sub>DD</sub> -1.3	-	
V <sub>OL</sub> <sup>(1)(4)</sup>	Output low level voltage for an I/O pin	$I_{IO}$ = +4 mA 1.65 V $\leq$ V <sub>DD</sub> $<$ 3.6 V	-	0.45	
V <sub>OH</sub> <sup>(3)(4)</sup>	Output high level voltage for an I/O pin	$I_{IO}$ = -4 mA 1.65 V $\leq$ V <sub>DD</sub> $\leq$ 3.6 V	V <sub>DD</sub> -0.45	-	
V <sub>OLFM+</sub> <sup>(1)(4)</sup>	Output low level voltage for an FTf I/O pin in Fm+ mode	$I_{IO} = 20 \text{ mA}$ 2.7 V \le V <sub>DD</sub> \le 3.6 V	-	0.4	
		$I_{IO}$ = 10 mA 1.65 V $\leq$ V <sub>DD</sub> $\leq$ 3.6 V	-	0.4	

The I<sub>IO</sub> current sunk by the device must always respect the absolute maximum rating specified in *Table 19*.
The sum of the currents sunk by all the I/Os (I/O ports and control pins) must always be respected and must not exceed ΣI<sub>IO(PIN)</sub>.

<sup>2.</sup> TTL and CMOS outputs are compatible with JEDEC standards JESD36 and JESD52.

The I<sub>IO</sub> current sourced by the device must always respect the absolute maximum rating specified in Table 19. The sum of the currents sourced by all the I/Os (I/O ports and control pins) must always be respected and must not exceed ΣI<sub>IO(PIN)</sub>.

<sup>4.</sup> Guaranteed by characterization results, not tested in production.

### Input/output AC characteristics

The definition and values of input/output AC characteristics are given in *Figure 18* and *Table 53*, respectively.

Unless otherwise specified, the parameters given in *Table 53* are derived from tests performed under ambient temperature and V<sub>DD</sub> supply voltage conditions summarized in *Table 21*.

Table 53, I/O AC characteristics<sup>(1)</sup> (2)

OSPEEDRx [1:0] bit value <sup>(1)</sup>	Symbol	Parameter	Conditions	Min	Max <sup>(3)</sup>	Unit
	f	Maximum frequency <sup>(4)</sup>	$C_L = 50 \text{ pF}, V_{DD} = 2.7 \text{ V to } 3.6 \text{ V}$	-	400	kHz
00	f <sub>max(IO)</sub> out	iwaximum nequency	$C_L = 50 \text{ pF}, V_{DD} = 1.65 \text{ V to } 2.7 \text{ V}$	-	100	KI IZ
00	t <sub>f(IO)out</sub>	Output rise and fall time	C <sub>L</sub> = 50 pF, V <sub>DD</sub> = 2.7 V to 3.6 V	-	125	ns
	t <sub>r(IO)out</sub>	Output rise and fail time	$C_L = 50 \text{ pF}, V_{DD} = 1.65 \text{ V to } 2.7 \text{ V}$	ı	320	113
	f us	Maximum frequency <sup>(4)</sup>	$C_L = 50 \text{ pF}, V_{DD} = 2.7 \text{ V to } 3.6 \text{ V}$	-	2	MHz
01	f <sub>max(IO)out</sub>	maximum nequency	C <sub>L</sub> = 50 pF, V <sub>DD</sub> = 1.65 V to 2.7 V	-	0.6	IVII IZ
01	t <sub>f(IO)out</sub>	Output rise and fall time	C <sub>L</sub> = 50 pF, V <sub>DD</sub> = 2.7 V to 3.6 V	-	30	ns
	t <sub>r(IO)out</sub>	Output rise and fail time	C <sub>L</sub> = 50 pF, V <sub>DD</sub> = 1.65 V to 2.7 V	-	65	113
	E	Maximum frequency <sup>(4)</sup>	$C_L = 50 \text{ pF}, V_{DD} = 2.7 \text{ V to } 3.6 \text{ V}$	-	10	MHz
10	F <sub>max(IO)out</sub>	waximum requericy	$C_L = 50 \text{ pF}, V_{DD} = 1.65 \text{ V to } 2.7 \text{ V}$		2	IVII IZ
10	t <sub>f(IO)out</sub>	Output rise and fall time	C <sub>L</sub> = 50 pF, V <sub>DD</sub> = 2.7 V to 3.6 V	-	13	ns
	t <sub>r(IO)out</sub>	Output rise and fail time	C <sub>L</sub> = 50 pF, V <sub>DD</sub> = 1.65 V to 2.7 V	-	28	113
	E	Maximum frequency <sup>(4)</sup>	$C_L = 30 \text{ pF}, V_{DD} = 2.7 \text{ V to } 3.6 \text{ V}$	-	35	MHz
11	F <sub>max(IO)out</sub>	iwaximum nequency.	C <sub>L</sub> = 50 pF, V <sub>DD</sub> = 1.65 V to 2.7 V	-	10	IVII IZ
11	t <sub>f(IO)out</sub>	Output rise and fall time	C <sub>L</sub> = 30 pF, V <sub>DD</sub> = 2.7 V to 3.6 V	-	6	ns
	t <sub>r(IO)out</sub>	Output rise and fail time	C <sub>L</sub> = 50 pF, V <sub>DD</sub> = 1.65 V to 2.7 V	-	17	115
Fm+	f <sub>max(IO)out</sub>	Maximum frequency <sup>(4)</sup>		-	TBD	MHz
configuration	t <sub>f(IO)out</sub>	Output fall time	CL = 50 pF	-	TBD	
(5)	t <sub>r(IO)out</sub>	Output rise time		-	TBD	
-	t <sub>EXTIpw</sub>	Pulse width of external signals detected by the EXTI controller	-	8	-	ns

The I/O speed is configured using the OSPEEDRx[1:0] bits. Refer to the line reference manual for a description of GPIO Port configuration register.



<sup>2.</sup> TBD stands for "to be defined".

<sup>3.</sup> Guaranteed by design. Not tested in production.

<sup>4.</sup> The maximum frequency is defined in *Figure 18*.

<sup>5.</sup> When Fm+ configuration is set, the I/O speed control is bypassed. Refer to the line reference manual for a detailed description of Fm+ I/O configuration.




Figure 18. I/O AC characteristics definition

## 6.3.14 NRST pin characteristics

The NRST pin input driver uses CMOS technology. It is connected to a permanent pull-up resistor, R<sub>PU</sub>, except when it is internally driven low (see *Table 54*).

Unless otherwise specified, the parameters given in *Table 54* are derived from tests performed under ambient temperature and  $V_{DD}$  supply voltage conditions summarized in *Table 21*.

Symbol	Parameter Conditions Min		Min	Тур	Max	Unit
V <sub>IL(NRST)</sub> <sup>(2)</sup>	NRST input low level voltage	-	$V_{SS}$	-	0.8	
V <sub>IH(NRST)</sub> <sup>(1)</sup>	NRST input high level voltage	-	1.4	-	$V_{DD}$	
V <sub>OL(NRST)</sub> <sup>(1)</sup>	NRST output low level	I <sub>OL</sub> = 2 mA 2.7 V < V <sub>DD</sub> < 3.6 V			0.4	٧
	voltage	I <sub>OL</sub> = 1.5 mA 1.65 V < V <sub>DD</sub> < 2.7 V	ı	1	0.4	
V <sub>hys(NRST)</sub> <sup>(1)</sup>	NRST Schmitt trigger voltage hysteresis			10%V <sub>DD</sub> <sup>(3)</sup>	ı	mV
R <sub>PU</sub>	Weak pull-up equivalent resistor <sup>(4)</sup>	$V_{IN} = V_{SS}$	30	45	60	kΩ
V <sub>F(NRST)</sub> <sup>(1)</sup>	NRST input filtered pulse	-	-	-	TBD	ns
V <sub>NF(NRST)</sub> <sup>(1)</sup>	NRST input not filtered pulse	-	TBD	-	-	ns

Table 54. NRST pin characteristics<sup>(1)</sup>

74/101 DocID025937 Rev 3

<sup>1.</sup> TBD stands for "to be defined".

<sup>2.</sup> Guaranteed by design, not tested in production.

<sup>3. 200</sup> mV minimum value

<sup>4.</sup> The pull-up is designed with a true resistance in series with a switchable PMOS. This PMOS contribution to the series resistance is around 10%.




Figure 19. Recommended NRST pin protection

- 1. The reset network protects the device against parasitic resets.
- 2. The user must ensure that the level on the NRST pin can go below the V<sub>IL(NRST)</sub> max level specified in *Table 54*. Otherwise the reset will not be taken into account by the device.

#### 6.3.15 12-bit ADC characteristics

Unless otherwise specified, the parameters given in *Table 55* are preliminary values derived from tests performed under ambient temperature, f<sub>PCLK</sub> frequency and V<sub>DDA</sub> supply voltage conditions summarized in *Table 21: General operating conditions*.

Note: It is recommended to perform a calibration after each power-up.

Table 55. ADC characteristics<sup>(1)</sup>

Symbol	Parameter	Conditions	Min	Тур	Max	Unit	
$V_{DDA}$	Analog supply voltage for ADC on		1.65	-	3.6	V	
	Current consumption of the	1.14 Msps	-	200	-		
1	ADC on V <sub>DDA</sub>	10 ksps	-	40	-		
I <sub>DDA</sub> (ADC)	Current consumption of the	1.14 Msps	-	70	-	μA	
	ADC on V <sub>DD</sub> <sup>(2)</sup>	10 ksps	-	1	-		
		Voltage scaling Range 1	0.14	-	16	MHz	
$f_{ADC}$	ADC clock frequency	Voltage scaling Range 2	0.14	-	8		
		Voltage scaling Range 3	0.14	-	4		
f <sub>S</sub> <sup>(3)</sup>	Sampling rate		0.05	-	1.14	MHz	
£ (3)	External trigger frequency	f <sub>ADC</sub> = 16 MHz	-	-	941	kHz	
f <sub>TRIG</sub> <sup>(3)</sup>	External trigger frequency		-	-	17	1/f <sub>ADC</sub>	
V <sub>AIN</sub>	Conversion voltage range		0	-	$V_{DDA}$	V	
R <sub>AIN</sub> <sup>(3)</sup>	External input impedance	See Equation 1 and Table 56 for details	-	-	50	kΩ	
R <sub>ADC</sub> <sup>(3)</sup>	Sampling switch resistance		-	-	1	kΩ	
C <sub>ADC</sub> <sup>(3)</sup>	Internal sample and hold capacitor		-	-	8	pF	

Table 55. ADC characteristics <sup>(1)</sup> (continued)
--

Symbol	Parameter	Conditions	Min Typ		Max	Unit
t <sub>CAL</sub> <sup>(3)</sup>	Calibration time	f <sub>ADC</sub> = 16 MHz	5.2			μs
CAL`	Calibration time			83		1/f <sub>ADC</sub>
		ADC clock = HSI16	1.5 ADC cycles + 2 f <sub>PCLK</sub> cycles	-	1.5 ADC cycles + 3 f <sub>PCLK</sub> cycles	-
W <sub>LATENCY</sub>	ADC_DR register write latency	ADC clock = PCLK/2	-	4.5	-	f <sub>PCLK</sub> cycle
		ADC clock = PCLK/4 -		8.5	-	f <sub>PCLK</sub> cycle
		$f_{ADC} = f_{PCLK}/2 = 16 \text{ MHz}$	Hz 0.266			μs
	Trigger conversion latency	f <sub>ADC</sub> = f <sub>PCLK</sub> /2	8.5		1/f <sub>PCLK</sub>	
$t_{latr}^{(3)}$		$f_{ADC} = f_{PCLK}/4 = 8 \text{ MHz}$	0.516		μs	
		f <sub>ADC</sub> = f <sub>PCLK</sub> /4	16.5		1/f <sub>PCLK</sub>	
		f <sub>ADC</sub> = f <sub>HSI16</sub> = 16 MHz	TBD	-	TBD	μs
Jitter <sub>ADC</sub>	ADC jitter on trigger conversion	f <sub>ADC</sub> = f <sub>HSI16</sub>	- 1		-	1/f <sub>HSI16</sub>
ts <sup>(3)</sup>	Sampling time	f <sub>ADC</sub> = 16 MHz	0.093	-	15	μs
ls."	Sampling time		1.5	-	239.5	1/f <sub>ADC</sub>
t <sub>STAB</sub> <sup>(3)</sup>	Power-up time		0	0	1	μs
	Total conversion time	f <sub>ADC</sub> = 16 MHz	1		15.75	μs
t <sub>ConV</sub> <sup>(3)</sup>	(including sampling time)		14 to 252 (t <sub>S</sub> fo successive app			1/f <sub>ADC</sub>

<sup>1.</sup> TBD stands for "to be defined".

3. Guaranteed by design, not tested in production.

$$\begin{aligned} & \text{Equation 1: } R_{\text{AIN}} \underset{T_{S}}{\text{max formula}} \\ & R_{\text{AIN}} < \frac{T_{S}}{f_{\text{ADC}} \times C_{\text{ADC}} \times \text{In}(2^{N+2})} - R_{\text{ADC}} \end{aligned}$$

The formula above (Equation 1) is used to determine the maximum external impedance allowed for an error below 1/4 of LSB. Here N = 12 (from 12-bit resolution).

76/101 DocID025937 Rev 3

<sup>2.</sup> A current consumption proportional to the APB clock frequency has to be added (see *Table 33: Peripheral current consumption in run or Sleep mode*).

T <sub>s</sub> (cycles)	t <sub>S</sub> (μs)	$R_{AIN}$ max $(k\Omega)^{(1)}$
1.5	0.11	0.4
7.5	0.54	5.9
13.5	0.96	11.4
28.5	2.04	25.2
41.5	2.96	37.2
55.5	3.96	50
71.5	5.11	NA
239.5	17.1	NA

Table 56.  $R_{AIN}$  max for  $f_{ADC}$  = 14 MHz

Table 57. ADC accuracy<sup>(1)(2)(3)</sup>

Symbol	Parameter	Min	Тур	Max	Unit
ET	Total unadjusted error	-	2	4	
EO	Offset error	-	1	2.5	
EG	Gain error	-	1	2	LSB
EL	Integral linearity error	-	1.5	2.5	
ED	Differential linearity error	-	1	1.5	
ENOB	Effective number of bits	10.2	11	-	bits
SINAD	Signal-to-noise distortion	63	69	-	
SNR	Signal-to-noise ratio	63	69	-	dB
THD	Total harmonic distortion		-85	-73	

<sup>1.</sup> ADC DC accuracy values are measured after internal calibration.

<sup>1.</sup> Guaranteed by design, not tested in production.

ADC Accuracy vs. Negative Injection Current: Injecting negative current on any of the standard (non-robust) analog input pins should be avoided as this significantly reduces the accuracy of the conversion being performed on another analog input. It is recommended to add a Schottky diode (pin to ground) to standard analog pins which may potentially inject negative current.
 Any positive injection current within the limits specified for I<sub>INJ(PIN)</sub> and ΣI<sub>INJ(PIN)</sub> in Section 6.3.12 does not affect the ADC accuracy.

<sup>3.</sup> Better performance may be achieved in restricted  $V_{\text{DDA}}$ , frequency and temperature ranges.





Figure 20. ADC accuracy characteristics





- Refer to Table 55: ADC characteristics for the values of  $R_{AIN}$ ,  $R_{ADC}$  and  $C_{ADC}$ .
- $C_{parasitic}$  represents the capacitance of the PCB (dependent on soldering and PCB layout quality) plus the pad capacitance (roughly 7 pF). A high  $C_{parasitic}$  value will downgrade conversion accuracy. To remedy this,  $f_{ADC}$  should be reduced.

78/101 DocID025937 Rev 3

## 6.3.16 DAC electrical specifications

Data guaranteed by design, not tested in production, unless otherwise specified.

**Table 58. DAC characteristics** 


Symbol	Parameter	Conditions	Min	Тур	Max	Unit
$V_{DDA}$	Analog supply voltage		1.8	-	3.6	٧
(4)	Current consumption on	No load, middle code (0x800)	-	340	340	
I <sub>DDA</sub> <sup>(1)</sup>	V <sub>DDA</sub> supply V <sub>DDA</sub> = 3.3 V	No load, worst code (0xF1C)	ı	340	340	μA
R <sub>L</sub> <sup>(1)</sup>	Resistive load	DAC output buffer on	5	-	-	kΩ
C <sub>L</sub> <sup>(1)</sup>	Capacitive load	DAC output buffer on	-	-	50	pF
R <sub>O</sub>	Output impedance	DAC output buffer off	6	8	10	kΩ
DNL <sup>(1)</sup>	Differential non	$C_L \le 50$ pF, $R_L \ge 5$ k $\Omega$ DAC output buffer on	-	1.5	3	
	linearity <sup>(2)</sup>	No $R_{LOAD}$ , $C_{L} \le 50 pF$ DAC output buffer off	-	1.5	3	
INL <sup>(1)</sup>	Integral pop linearity(3)	$C_L \le 50$ pF, $R_L \ge 5$ k $\Omega$ DAC output buffer on	-	2	4	
INL	Integral non linearity <sup>(3)</sup>	No $R_{LOAD}$ , $C_{L} \le 50 pF$ DAC output buffer off	-	2	4	LSB
Offset <sup>(1)</sup>	Offset error at code 0x800 <sup>(4)</sup>	$C_L \le 50 \text{ pF}, R_L \ge 5 \text{ k}\Omega$ DAC output buffer on	-	±10	±25	
		No $R_{LOAD}$ , $C_{L} \le 50 pF$ DAC output buffer off	-	±5	±8	
Offset1 <sup>(1)</sup>	Offset error at code 0x001 <sup>(5)</sup>	No $R_{LOAD}$ , $C_{L} \le 50 pF$ DAC output buffer off	-	±1.5	±5	
dOffset/dT <sup>(1)</sup>	Offset error temperature	$V_{DDA} = 3.3V$ $T_A = 0$ to 50 °C DAC output buffer off	-20	-10	0	
dolise/d107	coefficient (code 0x800)	$V_{DDA} = 3.3V$ $T_A = 0$ to 50 °C DAC output buffer on	0	20	50	μV/°C
Gain <sup>(1)</sup>	Gain error <sup>(6)</sup>	$C_L \le 50$ pF, $R_L \ge 5$ k $\Omega$ DAC output buffer on	-	+0.1 / -0.2%	+0.2 / -0.5%	- %
Galli	Gaill elloi 🗸	No $R_{LOAD}$ , $C_{L} \le 50 pF$ DAC output buffer off	-	+0 / -0.2%	+0 / -0.4%	70
dGain/dT <sup>(1)</sup>	Gain error temperature	$V_{DDA} = 3.3V$ $T_{A} = 0$ to 50 °C DAC output buffer off	-10	-2	0	- μV/°C
dGain/dT <sup>(1)</sup>	coefficient	$V_{DDA} = 3.3V$ $T_A = 0$ to 50 °C DAC output buffer on	-40	-8	0	ην/ Ο

Table 58. DAC characteristics (continued)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
TUE <sup>(1)</sup>	Total unadjusted error	$C_L \le 50$ pF, $R_L \ge 5$ k $\Omega$ DAC output buffer on	-	12	30	LSB
TOE ()	Total unaujusteu error	No $R_{LOAD}$ , $C_L \le 50 pF$ DAC output buffer off	-	8	12	LOB
<sup>t</sup> SETTLING	Settling time (full scale: for a 12-bit code transition between the lowest and the highest input codes till DAC_OUT reaches final value ±1LSB	$C_L \le 50$ pF, $R_L \ge 5$ k $\Omega$	-	7	12	μs
Update rate	Max frequency for a correct DAC_OUT change (95% of final value) with 1 LSB variation in the input code	$C_L \le 50 \text{ pF, } R_L \ge 5 \text{ k}\Omega$	-	-	1	Msps
t <sub>WAKEUP</sub>	Wakeup time from off state (setting the ENx bit in the DAC Control register) <sup>(7)</sup>	$C_L \le 50 \text{ pF, } R_L \ge 5 \text{ k}\Omega$	-	9	15	μs
PSRR+	V <sub>DDA</sub> supply rejection ratio (static DC measurement)	$C_L \le 50 \text{ pF, } R_L \ge 5 \text{ k}\Omega$	-	-60	-35	dB

- 1. Connected between DAC\_OUT and  $V_{SSA}$ .
- 2. Difference between two consecutive codes 1 LSB.
- 3. Difference between measured value at Code i and the value at Code i on a line drawn between Code 0 and last Code 4095.
- 4. Difference between the value measured at Code (0x800) and the ideal value = /2.
- 5. Difference between the value measured at Code (0x001) and the ideal value.
- 6. Difference between ideal slope of the transfer function and measured slope computed from code 0x000 and 0xFFF when buffer is off, and from code giving 0.2 V and  $(V_{DDA} 0.2)$  V when buffer is on.
- 7. In buffered mode, the output can overshoot above the final value for low input code (starting from min value).

Figure 22. 12-bit buffered/non-buffered DAC



## 6.3.17 Temperature sensor characteristics

Table 59. Temperature sensor calibration values

Calibration value name	Description	Memory address
TS_CAL1	TS ADC raw data acquired at temperature of 30 °C, V <sub>DDA</sub> = 3 V	0x1FF8 007A - 0x1FF8 007B
TS_CAL2	TS ADC raw data acquired at temperature of 130 °C V <sub>DDA</sub> = 3 V	0x1FF8 007E - 0x1FF8 007F

Table 60. Temperature sensor characteristics

Symbol	Parameter	Min	Тур	Max	Unit
T <sub>L</sub> <sup>(1)</sup>	V <sub>SENSE</sub> linearity with temperature	-	±1	±2	°C
Avg_Slope <sup>(1)</sup>	Average slope	1.48	1.61	1.75	mV/°C
V <sub>130</sub>	Voltage at 130°C ±5°C <sup>(2)</sup>	640	670	700	mV
I <sub>DDA(TEMP)</sub> (3)	Current consumption	-	3.4	6	μΑ
t <sub>START</sub> (3)	Startup time	-	-	10	
T <sub>S_temp</sub> <sup>(4)(3)</sup>	ADC sampling time when reading the temperature	10	-	-	μs

- 1. Guaranteed by characterization results, not tested in production.
- 2. Measured at  $V_{DD}$  = 3 V ±10 mV. V130 ADC conversion result is stored in the TS\_CAL2 byte.
- 3. Guaranteed by design, not tested in production.
- 4. Shortest sampling time can be determined in the application by multiple iterations.

## 6.3.18 Comparators

Table 61. Comparator 1 characteristics

Symbol	Parameter	Conditions	Min <sup>(1)</sup>	Тур	Max <sup>(1)</sup>	Unit
$V_{DDA}$	Analog supply voltage	-	1.65		3.6	V
R <sub>400K</sub>	R <sub>400K</sub> value	-	-	400	-	kΩ
R <sub>10K</sub>	R <sub>10K</sub> value	-	-	10	-	K22
V <sub>IN</sub>	Comparator 1 input voltage range	-	0.6	-	$V_{DDA}$	V
t <sub>START</sub>	Comparator startup time	-	-	7	10	Пе
td	Propagation delay <sup>(2)</sup>	-	-	3	10	μs
Voffset	Comparator offset	-	-	±3	±10	mV

Symbol	Parameter	Conditions	Min <sup>(1)</sup>	Тур	Max <sup>(1)</sup>	Unit
d <sub>Voffset</sub> /dt	Comparator offset variation in worst voltage stress conditions	$V_{DDA} = 3.6 \text{ V}$ $V_{IN+} = 0 \text{ V}$ $V_{IN-} = V_{REFINT}$ $T_A = 25 \text{ °C}$	0	1.5	10	mV/1000 h
I <sub>COMP1</sub>	Current consumption <sup>(3)</sup>	-	-	160	260	nA

Table 61. Comparator 1 characteristics (continued)

- 1. Guaranteed by characterization, not tested in production.
- 2. The delay is characterized for 100 mV input step with 10 mV overdrive on the inverting input, the non-inverting input set to the reference.
- 3. Comparator consumption only. Internal reference voltage not included.

**Table 62. Comparator 2 characteristics** 

Symbol	Parameter	Conditions	Min	Тур	Max <sup>(1)</sup>	Unit
$V_{DDA}$	Analog supply voltage	-	1.65	-	3.6	V
V <sub>IN</sub>	Comparator 2 input voltage range	-	0	-	$V_{DDA}$	V
t	Comparator startup time	Fast mode	-	15	20	
t <sub>START</sub>	Comparator startup time	Slow mode	-	20	25	
4	Propagation delay <sup>(2)</sup> in slow mode	1.65 V ≤ V <sub>DDA</sub> ≤ 2.7 V	-	1.8	3.5	
t <sub>d slow</sub>	Propagation delay. 7 in slow mode	2.7 V ≤ V <sub>DDA</sub> ≤ 3.6 V	-	2.5	6	μs
	Propagation delay <sup>(2)</sup> in fast mode	1.65 V ≤ V <sub>DDA</sub> ≤ 2.7 V	-	0.8	2	
t <sub>d fast</sub>	Propagation delay 7 in last mode	$2.7 \text{ V} \le \text{V}_{DDA} \le 3.6 \text{ V}$	-	1.2	4	
V <sub>offset</sub>	Comparator offset error		-	±4	±20	mV
dThreshold/ dt	$\begin{array}{c} V_{DDA} = 3.3V \\ T_{A} = 0 \text{ to } 50 \text{ °C} \\ V_{TA} =$		-	15	30	ppm /°C
1	Current consumption <sup>(3)</sup>	Fast mode	-	3.5	5	^
I <sub>COMP2</sub>	Current consumption(*)	Slow mode	-	0.5	2	μA

- 1. Guaranteed by characterization results, not tested in production.
- The delay is characterized for 100 mV input step with 10 mV overdrive on the inverting input, the non-inverting input set to the reference.
- 3. Comparator consumption only. Internal reference voltage (necessary for comparator operation) is not included.

## 6.3.19 Timer characteristics

#### **TIM timer characteristics**

The parameters given in the *Table 63* are guaranteed by design.

Refer to Section 6.3.13: I/O port characteristics for details on the input/output alternate function characteristics (output compare, input capture, external clock, PWM output).

82/101 DocID025937 Rev 3



Table 63. TIMx<sup>(1)</sup> characteristics

Symbol	Parameter Conditions		Min	Max	Unit
t	Timer resolution time		1	-	t <sub>TIMxCLK</sub>
<sup>t</sup> res(TIM)	Timer resolution time	f <sub>TIMxCLK</sub> = 32 MHz	31.25	-	ns
f	Timer external clock		0	f <sub>TIMxCLK</sub> /2	MHz
f <sub>EXT</sub>	frequency on CH1 to CH4	f <sub>TIMxCLK</sub> = 32 MHz	0	16	MHz
Res <sub>TIM</sub>	Timer resolution	-		16	bit
	16-bit counter clock	-	1	65536	t <sub>TIMxCLK</sub>
tCOUNTER	period when internal clock is selected (timer's prescaler disabled)	f <sub>TIMxCLK</sub> = 32 MHz	0.0312	2048	μs
t	Maximum possible count	-	-	65536 × 65536	t <sub>TIMxCLK</sub>
tmax_count	Maximum possible count	f <sub>TIMxCLK</sub> = 32 MHz	-	134.2	s

<sup>1.</sup> TIMx is used as a general term to refer to the TIM2, TIM6, TIM21, and TIM22 timers.

#### 6.3.20 Communications interfaces

### I<sup>2</sup>C interface characteristics

The I<sup>2</sup>C interface meets the timings requirements of the I<sup>2</sup>C-bus specification and user manual rev. 03 for:

- Standard-mode (Sm): with a bit rate up to 100 kbit/s
- Fast-mode (Fm): with a bit rate up to 400 kbit/s
- Fast-mode Plus (Fm+): with a bit rate up to 1 Mbit/s.

The I<sup>2</sup>C timing requirements are guaranteed by design when the I<sup>2</sup>C peripheral is properly configured (refer to the reference manual for details). The SDA and SCL I/O requirements are met with the following restrictions: the SDA and SCL I/O pins are not "true" open-drain. When configured as open-drain, the PMOS connected between the I/O pin and VDDIOx is disabled, but is still present. Only FTf I/O pins support Fm+ low level output current maximum requirement (refer to Section 6.3.13: I/O port characteristics for the I2C I/Os characteristics).

All I<sup>2</sup>C SDA and SCL I/Os embed an analog filter (see *Table 64* for the analog filter characteristics).

Symbol Parameter Min Max Unit

Maximum pulse width of spikes that are suppressed by the analog 50(2) 260(3) ns

Table 64. I2C analog filter characteristics<sup>(1)</sup>

2. Spikes with widths below  $t_{AF(min)}$  are filtered.

filter

3. Spikes with widths above  $t_{AF(max)}$  are not filtered

<sup>1.</sup> Guaranteed by design, not tested in production.

#### **SPI** characteristics

Unless otherwise specified, the parameters given in the following tables are derived from tests performed under ambient temperature,  $f_{PCLKx}$  frequency and  $V_{DD}$  supply voltage conditions summarized in *Table 21*.

Refer to Section 6.3.12: I/O current injection characteristics for more details on the input/output alternate function characteristics (NSS, SCK, MOSI, MISO).

Table 65. SPI characteristics in voltage Range 1 (1)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
		Master mode			16	
		Slave mode receiver		-	16	
f <sub>SCK</sub> 1/t <sub>c(SCK)</sub>	SPI clock frequency	Slave mode Transmitter 1.71 <v<sub>DD&lt;3.6V</v<sub>	-	-	12 <sup>(2)</sup>	MHz
		Slave mode Transmitter 2.7 <v<sub>DD&lt;3.6V</v<sub>	-	-	16 <sup>(2)</sup>	
Duty <sub>(SCK)</sub>	Duty cycle of SPI clock frequency	Slave mode	30	50	70	%
t <sub>su(NSS)</sub>	NSS setup time	Slave mode, SPI presc = 2	4*Tpclk	-	-	
t <sub>h(NSS)</sub>	NSS hold time	Slave mode, SPI presc = 2	2*Tpclk	-	-	
t <sub>w(SCKH)</sub>	SCK high and low time	Master mode	Tpclk-2	Tpclk	Tpclk+2	
t <sub>su(MI)</sub>	Data input actus time	Master mode	8.5	-	-	
t <sub>su(SI)</sub>	Data input setup time	Slave mode	8.5	-	-	
t <sub>h(MI)</sub>	Data input hold time	Master mode	6	-	-	
t <sub>h(SI)</sub>	Data input noid time	Slave mode	1	-	-	ns
t <sub>a(SO</sub>	Data output access time	Slave mode	15	-	36	
t <sub>dis(SO)</sub>	Data output disable time	Slave mode	10	-	30	
		Slave mode 1.71 <v<sub>DD&lt;3.6V</v<sub>	-	29	41	
t <sub>v(SO)</sub>	Data output valid time	Slave mode 2.7 <v<sub>DD&lt;3.6V</v<sub>	-	22	28	
t <sub>v(MO)</sub>		Master mode	-	10	17	
t <sub>h(SO)</sub>	Data output hold time	Slave mode	9	-	-	
t <sub>h(MO)</sub>	Data output noid time	Master mode	3	-	-	

<sup>1.</sup> Guaranteed by characterization results, not tested in production.

<sup>2.</sup> The maximum SPI clock frequency in slave transmitter mode is determined by the sum of  $t_{v(SO)}$  and  $t_{su(MI)}$  which has to fit into SCK low or high phase preceding the SCK sampling edge. This value can be achieved when the SPI communicates with a master having  $t_{su(MI)} = 0$  while Duty<sub>(SCK)</sub> = 50%.

Table 66. SPI characteristics in voltage Range 2 (1)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
		Master mode			8	
f <sub>SCK</sub> 1/t <sub>c(SCK)</sub>	SPI clock frequency	Slave mode Transmitter 1.65 <v<sub>DD&lt;3.6V</v<sub>	-	-	8	MHz
······································		Slave mode Transmitter 2.7 <v<sub>DD&lt;3.6V</v<sub>			8 <sup>(2)</sup>	
Duty <sub>(SCK)</sub>	Duty cycle of SPI clock frequency	Slave mode	30	50	70	%
t <sub>su(NSS)</sub>	NSS setup time	Slave mode, SPI presc = 2	4*Tpclk	-	-	
t <sub>h(NSS)</sub>	NSS hold time	Slave mode, SPI presc = 2	2*Tpclk	-	-	
t <sub>w(SCKH)</sub>	SCK high and low time	Master mode	Tpclk-2	Tpclk	Tpclk+2	
t <sub>su(MI)</sub>	Data input actual times	Master mode	12	-	-	
t <sub>su(SI)</sub>	Data input setup time	Slave mode	11	-	-	
t <sub>h(MI)</sub>	Data input hold time	Master mode	6.5	-	-	
t <sub>h(SI)</sub>	Data input noid time	Slave mode	2	-	-	ns
t <sub>a(SO</sub>	Data output access time	Slave mode	18	-	52	
t <sub>dis(SO)</sub>	Data output disable time	Slave mode	12	-	42	
t <sub>v(SO)</sub>	Data output valid time	Slave mode	-	40	55	
		Master mode	-	16	26	
t <sub>v(MO)</sub>	Data output hold times	Slave mode	12	-	-	
t <sub>h(SO)</sub>	Data output hold time	Master mode	4	-	-	

<sup>1.</sup> Guaranteed by characterization results, not tested in production.

<sup>2.</sup> The maximum SPI clock frequency in slave transmitter mode is determined by the sum of  $t_{v(SO)}$  and  $t_{su(MI)}$  which has to fit into SCK low or high phase preceding the SCK sampling edge. This value can be achieved when the SPI communicates with a master having  $t_{su(MI)} = 0$  while  $Duty_{(SCK)} = 50\%$ .

0		haracteristics in voltage R			M	11!4
Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f <sub>SCK</sub>	SPI clock frequency	Master mode	_	_	2	MHz
1/t <sub>c(SCK)</sub>	or relock frequency	Slave mode	_		2 <sup>(2)</sup>	IVIIIZ
Duty <sub>(SCK)</sub>	Duty cycle of SPI clock frequency	Slave mode	30	50	70	%
t <sub>su(NSS)</sub>	NSS setup time	Slave mode, SPI presc = 2	4*Tpclk	-	-	
t <sub>h(NSS)</sub>	NSS hold time	Slave mode, SPI presc = 2	2*Tpclk	-	-	
t <sub>w(SCKH)</sub>	SCK high and low time	Master mode	Tpclk-2	Tpclk	Tpclk+2	
t <sub>su(MI)</sub>	Data input setup time	Master mode	28.5	-	-	
t <sub>su(SI)</sub>	Data input setup time	Slave mode	22	-	-	
t <sub>h(MI)</sub>	Data input hold time	Master mode	7	-	-	
t <sub>h(SI)</sub>	Data input noid time	Slave mode	5	-	-	ns
t <sub>a(SO</sub>	Data output access time	Slave mode	30	-	70	
t <sub>dis(SO)</sub>	Data output disable time	Slave mode	40	-	80	
t <sub>v(SO)</sub>	Data output valid time	Slave mode	-	53	86	
٧(٥٥)	2 at a caspat valid tillo	Master mode	-	30	54	
t <sub>v(MO)</sub>	Data output hold time	Slave mode	18	-	-	
4	Data output hold time	Master mode	0			1

Table 67. SPI characteristics in voltage Range 3 (1)

The maximum SPI clock frequency in slave transmitter mode is determined by the sum of t<sub>v(SO)</sub> and t<sub>su(MI)</sub> which has to fit into SCK low or high phase preceding the SCK sampling edge. This value can be achieved when the SPI communicates with a master having t<sub>su(MI)</sub> = 0 while Duty<sub>(SCK)</sub> = 50%.




Figure 23. SPI timing diagram - slave mode and CPHA = 0

Master mode

8


t<sub>h(SO)</sub>

<sup>1.</sup> Guaranteed by characterization results, not tested in production.

NSS input tSU(NSS) ✓ tc(SCK) th(NSS) CPHA=1 CPOL=0 tw(SCKH) CPHA=1 CPOL=1 tw(SCKL) tr(SCK) tv(SO) → th(SO) + -<sup>t</sup>dis(SO)<del>|</del> ta(SO) → MISO MSB OUT BIT6 OUT LSB OUT OUTPUT <sup>t</sup>su(SI) th(SI) MOSI M SB IN BIT1 IN LSB IN INPUT ai14135

Figure 24. SPI timing diagram - slave mode and CPHA =  $1^{(1)}$ 

1. Measurement points are done at CMOS levels:  $0.3V_{DD}$  and  $0.7V_{DD}$ .



1. Measurement points are done at CMOS levels:  $0.3V_{DD}$  and  $0.7V_{DD}$ .

### **I2S** characteristics

Table 68. I2S characteristics<sup>(1)</sup>

Symbol	Parameter	Conditions	Min	Max	Unit
f <sub>MCK</sub>	I2S Main clock output	-	256 x 8K	256xFs <sup>(2)</sup>	MHz
£	IOC aloak fraguanay	Master data: 32 bits	-	64xFs	MHz
f <sub>CK</sub>	I2S clock frequency	Slave data: 32 bits	-	64xFs	IVI□Z
D <sub>CK</sub>	I2S clock frequency duty cycle	Slave receiver	30	70	%
t <sub>v(WS)</sub>	WS valid time	Master mode	-	15	
t <sub>h(WS)</sub>	WS hold time	Master mode	11	-	
t <sub>su(WS)</sub>	WS setup time	Slave mode	6	-	
t <sub>h(WS)</sub>	WS hold time	Slave mode	2	-	
t <sub>su(SD_MR)</sub>	Data input setup time	Master receiver	18	-	
t <sub>su(SD_SR)</sub>	Data input setup time	Slave receiver	16	-	ns
t <sub>h(SD_MR)</sub>	Data input hold time	Master receiver	11	-	113
t <sub>h(SD_SR)</sub>	Data input noid time	Slave receiver	0	-	
t <sub>v(SD_ST)</sub>	Data output valid time	Slave transmitter (after enable edge)	-	77	
t <sub>v(SD_MT)</sub>	Data output valid time	Master transmitter (after enable edge)	-	26	
t <sub>h(SD_ST)</sub>	Data output hold time	Slave transmitter (after enable edge)	8	-	
t <sub>h(SD_MT)</sub>	Data output noid time	Master transmitter (after enable edge)	3	-	

<sup>1.</sup> Guaranteed by characterization results, not tested in production.

#### Note:

Refer to the I2S section of the product reference manual for more details about the sampling frequency (Fs),  $f_{MCK}$ ,  $f_{CK}$  and  $D_{CK}$  values. These values reflect only the digital peripheral behavior, source clock precision might slightly change them. DCK depends mainly on the ODD bit value, digital contribution leads to a min of (I2SDIV/(2\*I2SDIV+ODD) and a max of (I2SDIV+ODD)/(2\*I2SDIV+ODD). Fs max is supported for each mode/condition.

<sup>2. 256</sup>xFs maximum value is equal to the maximum clock frequency.




Figure 26. I<sup>2</sup>S slave timing diagram (Philips protocol)<sup>(1)</sup>

- Measurement points are done at CMOS levels: 0.3 ×  $\rm V_{DD}$  and 0.7 ×  $\rm V_{DD}$ .
- LSB transmit/receive of the previously transmitted byte. No LSB transmit/receive is sent before the first




Figure 27. I<sup>2</sup>S master timing diagram (Philips protocol)<sup>(1)</sup>

- Guaranteed by characterization results, not tested in production.
- LSB transmit/receive of the previously transmitted byte. No LSB transmit/receive is sent before the first byte.

#### **USB** characteristics

The USB interface is USB-IF certified (full speed).

Table 69. USB startup time

Symbol	Parameter	Max	Unit
t <sub>STARTUP</sub> <sup>(1)</sup>	USB transceiver startup time	1	μs

<sup>1.</sup> Guaranteed by design, not tested in production.

Table 70. USB DC electrical characteristics

Symbol	Parameter	Conditions	Min. <sup>(1)</sup>	Max. <sup>(1)</sup>	Unit
Input leve	ls				
V <sub>DD</sub>	USB operating voltage	-	3.0	3.6	V
V <sub>DI</sub> <sup>(2)</sup>	Differential input sensitivity	I(USB_DP, USB_DM)	0.2	-	
V <sub>CM</sub> <sup>(2)</sup>	Differential common mode range	Includes V <sub>DI</sub> range	0.8	2.5	٧
V <sub>SE</sub> <sup>(2)</sup>	Single ended receiver threshold	-	1.3	2.0	
Output lev	vels				
V <sub>OL</sub> <sup>(3)</sup>	Static output level low	$R_L$ of 1.5 k $\Omega$ to 3.6 $V^{(4)}$	-	0.3	V
V <sub>OH</sub> <sup>(3)</sup>	Static output level high $R_L$ of 15 k $\Omega$ to $V_{SS}^{(4)}$		2.8	3.6	] '

<sup>1.</sup> All the voltages are measured from the local ground potential.

<sup>2.</sup> Guaranteed by characterization results, not tested in production.

<sup>3.</sup> Guaranteed by test in production.

<sup>4.</sup>  $R_L$  is the load connected on the USB drivers.

Crossover points

Differential Data Lines

VCRS

VSS

Tr

ai14137

Figure 28. USB timings: definition of data signal rise and fall time

Table 71. USB: full speed electrical characteristics

	Driver characteristics <sup>(1)</sup>								
Symbol	Parameter	Conditions	Min	Max	Unit				
t <sub>r</sub>	Rise time <sup>(2)</sup>	C <sub>L</sub> = 50 pF	4	20	ns				
t <sub>f</sub>	Fall Time <sup>(2)</sup>	C <sub>L</sub> = 50 pF	4	20	ns				
t <sub>rfm</sub>	Rise/ fall time matching	t <sub>r</sub> /t <sub>f</sub>	90	110	%				
V <sub>CRS</sub>	Output signal crossover voltage		1.3	2.0	V				

<sup>1.</sup> Guaranteed by design, not tested in production.

Measured from 10% to 90% of the data signal. For more detailed informations, please refer to USB Specification - Chapter 7 (version 2.0).

# 7 Package characteristics

## 7.1 Package mechanical data

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status *are available at http://www.st.com.* ECOPACK® is an ST trademark.

## 7.1.1 UFQFPN32 5 x 5 mm package




Figure 29. UFQFPN32, 5 x 5 mm, 32-pin package outline

1. Drawing is not to scale.

Table 72. UFQFPN32, 5 x 5 mm, 32-pin package mechanical data

Cumbal		millimeters			inches <sup>(1)</sup>	
Symbol	Min	Тур	Max	Min	Тур	Max
Α	0.500	0.550	0.600	0.0197	0.0217	0.0236
A1	0.000	0.020	0.050	0.0000	0.0008	0.0020
A3	-	0.200	-	-	0.0079	-
b	0.180	0.250	0.300	0.0071	0.0098	0.0118
D	4.900	5.000	5.100	0.1929	0.1969	0.2008
D2	3.200	3.450	3.700	0.1260	0.1358	0.1457
Е	4.900	5.000	5.100	0.1929	0.1969	0.2008
E2	3.200	3.450	3.700	0.1260	0.1358	0.1457
е	-	0.500			0.0197	-
L	0.300	0.400	0.500	0.0118	0.0157	0.0197
ddd	-	-	0.080	-	-	0.0031

<sup>1.</sup> Values in inches are converted from mm and rounded to 4 decimal digits.

Figure 30. UFQFPN32 recommended footprint

5.30

3.80

3.80


3.80

A0B8\_FP\_V2

1. Dimensions are expressed in millimeters.

## **Device marking**

Figure 31. UFQFPN32 marking (package top view)



1. Samples marked "E" are to be considered as "Engineering Samples": i.e. they are intended to be sent to customer for electrical compatibility evaluation and may be used to start customer qualification where specifically authorized by ST in writing. In no event ST will be liable for any customer usage in production. Only if ST has authorized in writing the customer qualification Engineering Samples can be used for reliability qualification trials.



#### 7.2 Thermal characteristics

The maximum chip-junction temperature, T<sub>J</sub> max, in degrees Celsius, may be calculated using the following equation:

 $T_{.1} \max = T_A \max + (P_D \max \times \Theta_{JA})$ 

#### Where:

- T<sub>A</sub> max is the maximum ambient temperature in °C,
- $\Theta_{JA}$  is the package junction-to-ambient thermal resistance, in °C/W,
- $P_D$  max is the sum of  $P_{INT}$  max and  $P_{I/O}$  max ( $P_D$  max =  $P_{INT}$  max +  $P_{I/O}$ max),
- P<sub>INT</sub> max is the product of I<sub>DD</sub> and V<sub>DD</sub>, expressed in Watts. This is the maximum chip

P<sub>I/O</sub> max represents the maximum power dissipation on output pins where:

$$P_{I/O} \max = \sum (V_{OL} \times I_{OL}) + \sum ((V_{DD} - V_{OH}) \times I_{OH}),$$

taking into account the actual  $V_{OL}$  /  $I_{OL}$  and  $V_{OH}$  /  $I_{OH}$  of the I/Os at low and high level in the application.

Symbol **Parameter** Value Unit Thermal resistance junction-ambient  $\Theta_{\mathsf{JA}}$ 38 °C/W UFQFPN32 - 5 x 5 mm / 0.5 mm pitch

**Table 73. Thermal characteristics** 

Figure 32. Thermal resistance 3000.00 2500.00 Forbidden area: TJ > TJ max 2000.00 LQFP32 7x7 mm PD (mW) 1500 00 1000.00 500.00 0. 00 125 Temperature (°C) MSv34780V2

1. The above curves are valid for range 6. For range 7, the curves are shifted by 20 °C to the right.

#### 7.2.1 Reference document


JESD51-2 Integrated Circuits Thermal Test Method Environment Conditions - Natural Convection (Still Air). Available from www.jedec.org.

96/101 DocID025937 Rev 3



#### **Ordering information** 8

Table 74. STM32L062K8 ordering information scheme



TR = tape and reel

No character = tray or tube

For a list of available options (speed, package, etc.) or for further information on any aspect of this device, please contact your nearest ST sales office.

Revision history STM32L062K8

# 9 Revision history

Table 75. Document revision history

Date	Revision	Changes
19-Feb-2014	1	Initial release.

STM32L062K8 Revision history

**Table 75. Document revision history** 

Date	Revision	Changes
29-Apr-2014	2	HSE clock removed in the whole document.  Updated <i>Table 4: Functionalities depending on the working mode</i> (from Run/active down to standby). Added Section 3.2: Interconnect matrix.  Replaced TTa I/O structure by TC, updated PA0/4/5, PC5/14, BOOT0 and NRST I/O structure, and added note 2 in <i>Table 15: STM32L062K8 pin definitions</i> .  Updated <i>Table 18: Voltage characteristics</i> and <i>Table 19: Current characteristics</i> .  Updated <i>Table 25: Current consumption in Run mode, code with data processing running from Flash and Table 26: Current consumption in Run mode, code with data processing running from RAM, Table 27: Current consumption in Sleep mode, Table 28: Current consumption in Low-power Run mode, Table 29: Current consumption in Low-power Sleep mode, Table 30: Typical and maximum current consumptions in Stop mode and Table 31: Typical and maximum current consumptions in Stop mode and Table 31: Typical and maximum current consumptions in Standby mode. Added Figure 9: IDD vs VDD, at TA= 25/55/85/105 °C, Run mode, code running from Flash memory, Range 2, HSI16, 1WS, Figure 10: IDD vs VDD, at TA= 25/55/85/105 °C, Low-power run mode, code running from RAM, Range 3, MSI (Range 0) at 64 KHz, 0 WS, Figure 11: IDD vs VDD, at TA= 25/55/85/105 °C, Stop mode with RTC enabled and running on LSE Low drive and Figure 12: IDD vs VDD, at TA= 25/55/85/105 °C, Stop mode with RTC disabled, all clocks off.  Updated Table 37: LSE oscillator characteristics. Added Figure 15: HSI16 minimum and maximum value versus temperature.</i> Updated Table 48: ESD absolute maximum ratings, Table 50: I/O current injection susceptibility and Table 51: I/O static characteristics, and added Figure 16: VIH/VIL versus VDD (CMOS I/Os) and Figure 17: VIH/VIL versus VDD (TTL I/Os). Updated Table 52: Output voltage characteristics definition.  Updated Table 65: ADC characteristics, Table 57: ADC accuracy, and Figure 21: Typical connection diagram using the ADC. Updated Table 65: SPI characteristics in voltage Range 1 and Table 68: I2S characteristics.  Added



Revision history STM32L062K8

Table 75. Document revision history

Date	Revision	Changes
		Changed datasheet status to Production Data.
		ADC now guaranteed down to 1.65 V.
		Cover page: updated core speed, added minimum supply voltage for ADC, DAC and comparators.
		Updated RTC/TIM21 in <i>Table 5: STM32L0xx peripherals interconnect matrix</i> .
		Updated <i>Table 2: Functionalities depending on the operating power supply range.</i>
		Updated list of applications in Section 1: Introduction. Changed number of I2S interfaces to one in Section 2: Description.
		Updated Section 3.4.1: Power supply schemes. Updated Figure 3.
25-Jun-2014	3	Updated V <sub>DDA</sub> in <i>Table 21: General operating conditions</i> .
		Updated Table 25: Current consumption in Run mode, code with data processing running from Flash and Table 26: Current consumption in Run mode, code with data processing running from RAM. Updated Table 27: Current consumption in Sleep mode, Table 28: Current
		consumption in Low-power Run mode, Table 29: Current consumption in Low-power Sleep mode, Table 30: Typical and maximum current consumptions in Stop mode, Table 31: Typical and maximum current consumptions in Standby mode, and added Table 32: Average current consumption during wakeup.
		Updated Table 33: Peripheral current consumption in run or Sleep mode and added Table 34: Peripheral current consumption in Stop and Standby mode.
		Updated Table 39: HSI48 oscillator characteristics.
		Updated t <sub>I OCK</sub> in <i>Table 42: PLL characteristics</i> .
		Updated Table 44: Flash memory and data EEPROM characteristics and Table 45: Flash memory and data EEPROM endurance and retention.
		Updated Table 53: I/O AC characteristics.
		Updated Table 55: ADC characteristics.
		Updated Figure 32: Thermal resistance and added note 1.

#### Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

ST PRODUCTS ARE NOT DESIGNED OR AUTHORIZED FOR USE IN: (A) SAFETY CRITICAL APPLICATIONS SUCH AS LIFE SUPPORTING, ACTIVE IMPLANTED DEVICES OR SYSTEMS WITH PRODUCT FUNCTIONAL SAFETY REQUIREMENTS; (B) AERONAUTIC APPLICATIONS; (C) AUTOMOTIVE APPLICATIONS OR ENVIRONMENTS, AND/OR (D) AEROSPACE APPLICATIONS OR ENVIRONMENTS. WHERE ST PRODUCTS ARE NOT DESIGNED FOR SUCH USE, THE PURCHASER SHALL USE PRODUCTS AT PURCHASER'S SOLE RISK, EVEN IF ST HAS BEEN INFORMED IN WRITING OF SUCH USAGE, UNLESS A PRODUCT IS EXPRESSLY DESIGNATED BY ST AS BEING INTENDED FOR "AUTOMOTIVE, AUTOMOTIVE SAFETY OR MEDICAL" INDUSTRY DOMAINS ACCORDING TO ST PRODUCT DESIGN SPECIFICATIONS. PRODUCTS FORMALLY ESCC, QML OR JAN QUALIFIED ARE DEEMED SUITABLE FOR USE IN AEROSPACE BY THE CORRESPONDING GOVERNMENTAL AGENCY.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2014 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

