


STM32F372xx STM32F373xx

ARM™-Cortex-M4 32b MCU+FPU,up to 256KB Flash+32KB SRAM 4 ADCs (12- & 16-bit), 3 DACs, 2 comp., timers, 2.0-3.6V operation

Datasheet - preliminary data

Features

- ARM 32-bit Cortex®-M4 CPU (72 MHz max), single-cycle multiplication and HW division, DSP instruction with FPU (floating-point unit) and MPU (memory protection unit)
- Memories
 - 64 to 256 Kbytes of Flash memory
 - 32 Kbytes of SRAM with HW parity check
- Clock management
 - 4 to 32 MHz crystal oscillator
 - 32 kHz oscillator for RTC with calibration
 - Internal 8 MHz RC with x 16 PLL option
 - Internal 40 kHz oscillator
- Calendar RTC
 - Alarm, periodic wakeup from Stop/Standby
- Reset and supply management
 - 2.0 to 3.6 V
 - POR, PDR and PVD
- Low power
 - Sleep, Stop, and Standby modes
 - V_{BAT} supply for RTC and backup registers (1.65 V to 3.6 V)
- Debug mode: serial wire debug (SWD), JTAG interfaces, Cortex-M4 ETM
- DMA
 - 12-channel DMA controller
 - Peripherals supported: timers, ADCs, SPIs, I²Cs, USARTs and DACs
- Up to 3 x 16-bit Sigma Delta ADC with separate analog supply from 2.2 V to 3.6 V, up to 21 single/ 11 diff channels, 7 programmable gains per channel
- 1 x 12-bit, 1 µs ADC with separate analog supply from 2.4 V to 3.6 V



- Up to 2 fast rail-to-rail analog comparators
- Temperature sensor
- Up to 3 x 12-bit DAC channels
- Support for up to 24 capacitive sensing keys
- Up to 84 fast I/O ports, all mappable on ext. interrupt vectors, and several 5 V-tolerant
- 17 timers
 - 2 x 32-bit timer and 3 x 16-bit timers with up to 4 IC/OC/PWM or pulse counter
 - 2 x 16-bit timers with up to 2 IC/OC/PWM or pulse counter
 - 4 x 16-bit timers with up to 1 IC/OC/PWM or pulse counter
 - 2 x watchdog timers (independent, window)
 - SysTick timer: 24-bit downcounter
 - 3 x 16-bit basic timers to drive the DAC
- Communication interfaces
 - CAN interface (2.0B Active)
 - USB 2.0 full speed interface
 - 2 x I²C with 20 mA current sink to support Fast mode plus
 - Up to 3 USARTs (ISO 7816 interface, LIN, IrDA, modem control, autobaudrate)
 - Up to 3 SPIs, with muxed I²S
 - CRC calculation unit, 96-bit unique ID
 - HDMI-CEC bus interface

Table 1. Device summary

Reference	Part number
STM32F372xx	STM32F372C8, STM32F372R8, STM32F372V8, STM32F372CB, STM32F372RB, STM32F372VB, STM32F372CC, STM32F372VC
STM32F373xx	STM32F373C8, STM32F373R8, STM32F373V8, STM32F373CB, STM32F373RB, STM32F373VB, STM32F373CC, STM32F373VC

Contents STM32F37x

Contents

1	Desc	eription	. 8
2	Devi	ce overview	. 9
	2.1	ARM® Cortex™-M4 core	11
		2.1.1 ARM [®] Cortex™-M4 core with embedded Flash and SRAM	11
		2.1.2 Memory protection unit	11
	2.2	Nested vectored interrupt controller (NVIC)	12
	2.3	Extended interrupt/event controller (EXTI)	12
	2.4	Embedded Flash memory	12
	2.5	CRC (cyclic redundancy check) calculation unit	12
	2.6	Embedded SRAM	13
	2.7	Clocks and startup	13
	2.8	Boot modes	13
	2.9	Power management	13
		2.9.1 Power supply schemes	13
		2.9.2 Power supply supervisor	13
		2.9.3 Voltage regulator	14
	2.10	Low-power modes	14
	2.11	Real-time clock (RTC) and backup registers	15
	2.12	DMA (direct memory access)	15
	2.13	GPIOs (general-purpose inputs/outputs)	16
	2.14	Touch sensing controller (TSC)	16
	2.15	12-bit ADC (analog-to-digital converter)	17
		2.15.1 Temperature sensor	17
		2.15.2 Internal voltage reference (V _{REFINT})	18
		2.15.3 V _{BAT} battery voltage monitoring	18
	2.16	16-bit sigma delta analog-to-digital converters (SDADC)	18
	2.17	DAC (digital-to-analog converter)	19
	2.18	Fast comparators	19
	2.19	Timers and watchdogs	19
		2.19.1 General-purpose timers (TIM2 to TIM5, TIM12 to TIM17, TIM19)	21
		2.19.2 Basic timers (TIM6, TIM7, TIM18)	21

		2.19.3	Independent watchdog (IWDG)	. 21
		2.19.4	System window watchdog (WWDG)	. 21
		2.19.5	SysTick timer	. 22
	2.20	Commi	unication interfaces	22
		2.20.1	I ² C bus	. 22
		2.20.2	Universal synchronous/asynchronous receiver transmitter (USART) .	. 22
		2.20.3	Serial peripheral interface (SPI)	. 23
		2.20.4	High-definition multimedia interface (HDMI) - consumer electronics control (CEC)	. 23
		2.20.5	Inter-integrated sound (I ² S)	. 23
		2.20.6	Controller area network (CAN)	. 23
		2.20.7	Universal serial bus (USB)	. 23
	2.21	Develo	pment support	. 24
		2.21.1	Serial wire JTAG debug port (SWJ-DP)	. 24
		2.21.2	Embedded trace macrocell™	. 24
•	PINA	uts and	pin description	. 25
3			pping	. 44
	Mem	ory ma		
4	Mem	ory ma _l	pping	. 48
4	Mem Elec	ory ma _l	pping	. 48
4	Mem Elec	ory map trical ch	pping paracteristics	. 48 . 48
4	Mem Elec	trical ch Parame 5.1.1	pping naracteristics eter conditions Minimum and maximum values	48 48 48 48
4	Mem Elec	trical ch Parame 5.1.1 5.1.2	pping naracteristics eter conditions Minimum and maximum values Typical values	48 48 48 48
4	Mem Elec	trical ch Parame 5.1.1 5.1.2 5.1.3	pping paracteristics eter conditions Minimum and maximum values Typical values Typical curves	48 48 48 48 48
4	Mem Elec	trical ch Parame 5.1.1 5.1.2 5.1.3 5.1.4	pping naracteristics eter conditions Minimum and maximum values Typical values Typical curves Loading capacitor	. 48 . 48 . 48 . 48 . 48
4	Mem Elec	trical ch Parame 5.1.1 5.1.2 5.1.3 5.1.4 5.1.5	pping paracteristics eter conditions Minimum and maximum values Typical values Typical curves Loading capacitor Pin input voltage	48 48 48 48 48 48 48
4	Mem Elec	trical ch Parame 5.1.1 5.1.2 5.1.3 5.1.4 5.1.5 5.1.6 5.1.7	pping paracteristics eter conditions Minimum and maximum values Typical values Typical curves Loading capacitor Pin input voltage Power supply scheme	48 48 48 48 48 48 48 50
4	Mem Elec 5.1	trical ch Parame 5.1.1 5.1.2 5.1.3 5.1.4 5.1.5 5.1.6 5.1.7 Absolu	pping paracteristics eter conditions Minimum and maximum values Typical values Typical curves Loading capacitor Pin input voltage Power supply scheme Current consumption measurement	. 48 . 48 . 48 . 48 . 48 . 49 . 50
4	Mem Elec 5.1	trical ch Parame 5.1.1 5.1.2 5.1.3 5.1.4 5.1.5 5.1.6 5.1.7 Absolu	pping maracteristics eter conditions Minimum and maximum values Typical values Typical curves Loading capacitor Pin input voltage Power supply scheme Current consumption measurement te maximum ratings	48 48 48 48 48 48 50 51
4	Mem Elec 5.1	trical ch Parame 5.1.1 5.1.2 5.1.3 5.1.4 5.1.5 5.1.6 5.1.7 Absolu Operat	pping paracteristics eter conditions Minimum and maximum values Typical values Typical curves Loading capacitor Pin input voltage Power supply scheme Current consumption measurement te maximum ratings ing conditions	48 48 48 48 48 49 50 51 53
4	Mem Elec 5.1	trical ch Parame 5.1.1 5.1.2 5.1.3 5.1.4 5.1.5 5.1.6 5.1.7 Absolut Operat 5.3.1	pping paracteristics eter conditions Minimum and maximum values Typical values Typical curves Loading capacitor Pin input voltage Power supply scheme Current consumption measurement te maximum ratings ing conditions General operating conditions	48 48 48 48 48 49 50 51 53 53
4	Mem Elec 5.1	trical ch Parame 5.1.1 5.1.2 5.1.3 5.1.4 5.1.5 5.1.6 5.1.7 Absolu Operat 5.3.1 5.3.2	poping paracteristics eter conditions Minimum and maximum values Typical values Typical curves Loading capacitor Pin input voltage Power supply scheme Current consumption measurement te maximum ratings ing conditions General operating conditions Operating conditions at power-up / power-down	48 48 48 48 48 49 50 51 53 54
4	Mem Elec 5.1	trical ch Parame 5.1.1 5.1.2 5.1.3 5.1.4 5.1.5 5.1.6 5.1.7 Absolu Operat 5.3.1 5.3.2 5.3.3	pping naracteristics eter conditions Minimum and maximum values Typical values Typical curves Loading capacitor Pin input voltage Power supply scheme Current consumption measurement te maximum ratings ing conditions General operating conditions Operating conditions at power-up / power-down Embedded reset and power control block characteristics	48 48 48 48 48 48 50 51 53 54 54 56
4	Mem Elec 5.1	trical ch Parame 5.1.1 5.1.2 5.1.3 5.1.4 5.1.5 5.1.6 5.1.7 Absolut Operat 5.3.1 5.3.2 5.3.3 5.3.4	pring paracteristics eter conditions Minimum and maximum values Typical values Typical curves Loading capacitor Pin input voltage Power supply scheme Current consumption measurement te maximum ratings ing conditions General operating conditions Operating conditions at power-up / power-down Embedded reset and power control block characteristics Embedded reference voltage	48 48 48 48 48 49 50 51 53 54 54 56

		5.3.7	Internal clock source characteristics	71
		5.3.8	PLL characteristics	72
		5.3.9	Memory characteristics	73
		5.3.10	EMC characteristics	75
		5.3.11	Electrical sensitivity characteristics	76
		5.3.12	I/O current injection characteristics	77
		5.3.13	I/O port characteristics	78
		5.3.14	NRST pin characteristics	85
		5.3.15	BOOT0 pin characteristics	86
		5.3.16	Timer characteristics	86
		5.3.17	Communications interfaces	
		5.3.18	12-bit ADC characteristics	95
		5.3.19	DAC electrical specifications	98
		5.3.20	Comparator characteristics	100
		5.3.21	Temperature sensor characteristics	102
		5.3.22	V _{BAT} monitoring characteristics	102
		5.3.23	USB characteristics	103
		5.3.24	CAN (controller area network) interface	104
		5.3.25	SDADC characteristics	
6	Pack	age cha	aracteristics	110
	6.1	Packag	ge mechanical data	
	6.2	Therma	al characteristics	115
		6.2.1	Reference document	115
		6.2.2	Selecting the product temperature range	
7	Orde	ering inf	ormation scheme	118
8	Revi	sion his	story	119

STM32F37x List of tables

List of tables

Table 1.	Device summary	. 1
Table 2.	Device overview	. 9
Table 3.	Capacitive sensing GPIOs available on STM32F37x devices	16
Table 4.	No. of capacitive sensing channels available on STM32F37x devices	17
Table 5.	Temperature sensor calibration values	
Table 6.	Temperature sensor calibration values	
Table 7.	Timer feature comparison	
Table 8.	Comparison of I2C analog and digital filters	
Table 9.	STM32F37x BGA100 pinout	
Table 10.	Legend/abbreviations used in the pinout table	
Table 11.	STM32F37x pin definitions	
Table 12.	Alternate functions	
Table 13.	STM32F37x peripheral register boundary addresses	
Table 14.	Voltage characteristics	
Table 15.	Current characteristics	
Table 16.	Thermal characteristics	
Table 17.	General operating conditions	
Table 18.	Operating conditions at power-up / power-down	
Table 19.	Embedded reset and power control block characteristics	
Table 20.	Programmable voltage detector characteristics	
Table 21.	Embedded internal reference voltage	
Table 22.	Typical and maximum current consumption from V _{DD} supply at VDD = 3.6 V	
Table 23.	Typical and maximum current consumption from V _{DDA} supply	
Table 24.	Typical and maximum V _{DD} consumption in Stop and Standby modes	
Table 25.	Typical and maximum V _{DDA} consumption in Stop and Standby modes	
Table 26.	Typical and maximum current consumption from V _{BAT} supply	
Table 27.	Typical current consumption in Run mode, code with data processing running from Flash	
Table 28.	Typical current consumption in Sleep mode, code running from Flash or RAM	
Table 29.	High-speed external user clock characteristics	
Table 30.	Low-speed external user clock characteristics	
Table 31.	HSE oscillator characteristics	
Table 32.	LSE oscillator characteristics (f _{LSE} = 32.768 kHz)	
Table 33.	HSI oscillator characteristics	
Table 34.	LSI oscillator characteristics	
Table 35.	Low-power mode wakeup timings	
Table 36.	PLL characteristics	
Table 37.	Flash memory characteristics	
Table 38.	Flash memory endurance and data retention	
Table 39.	EMS characteristics	
Table 40.	EMI characteristics	
Table 41.	ESD absolute maximum ratings	
Table 42.	Electrical sensitivities	
Table 43.	I/O current injection susceptibility	
Table 44.	I/O static characteristics	
Table 45.	Output voltage characteristics	
Table 46.	I/O AC characteristics	
Table 47.	NRST pin characteristics	
Table 48.	BOOT0 pin characteristics	



List of tables STM32F37x

Table 49.	TIMx characteristics	86
Table 50.	IWDG min/max timeout period at 40 kHz (LSI)	87
Table 51.	WWDG min-max timeout value @72 MHz (PCLK)	87
Table 52.	I ² C characteristics	88
Table 53.	I2C analog filter characteristics	89
Table 54.	SPI characteristics	90
Table 55.	I ² S characteristics	92
Table 56.	ADC characteristics	95
Table 57.	R_{AIN} max for $f_{ADC} = 14$ MHz	96
Table 58.	ADC accuracy	96
Table 59.	DAC characteristics	98
Table 60.	Comparator characteristics	. 100
Table 61.	TS characteristics	. 102
Table 62.	V _{BAT} monitoring characteristics	. 102
Table 63.	USB startup time	. 103
Table 64.	USB DC electrical characteristics	. 103
Table 65.	USB: Full-speed electrical characteristics	. 103
Table 66.	SDADC characteristics	. 104
Table 67.	SDVREF+ pin characteristics	. 109
Table 68.	UFBGA100 – ultra fine pitch ball grid array, 7 x 7 mm, 0.50 mm pitch, package	
	mechanical data	. 111
Table 69.	LQPF100 – 14 x 14 mm 100-pin low-profile quad flat package mechanical data	. 112
Table 70.	LQFP64 – 10 x 10 mm 64 pin low-profile quad flat package mechanical data	. 113
Table 71.	LQFP48 – 7 x 7 mm 48-pin low-profile quad flat package mechanical data	. 114
Table 72.	Package thermal characteristics	. 115
Table 73.	Document revision history	. 119

STM32F37x List of figures

List of figures

-igure 1.	Block diagram10
igure 2.	STM32F37x LQFP48 pinout
Figure 3.	STM32F37x LQFP64 pinout
igure 4.	STM32F37x LQFP100 pinout
igure 5.	STM32F37x memory map44
igure 6.	Pin loading conditions48
igure 7.	Pin input voltage
igure 8.	Power supply scheme
igure 9.	Current consumption measurement scheme
igure 10.	High-speed external clock source AC timing diagram
igure 11.	Low-speed external clock source AC timing diagram67
Figure 12.	Typical application with an 8 MHz crystal
Figure 13.	Typical application with a 32.768 kHz crystal
Figure 14.	TC and TTa I/O input characteristics - CMOS port
Figure 15.	TC and TTa I/O input characteristics - TTL port
Figure 16.	Five volt tolerant (FT and FTf) I/O input characteristics - CMOS port
Figure 17.	Five volt tolerant (FT and FTf) I/O input characteristics - TTL port
Figure 18.	I/O AC characteristics definition
Figure 19.	Recommended NRST pin protection
igure 20.	I ² C bus AC waveforms and measurement circuit89
igure 21.	SPI timing diagram - slave mode and CPHA = 091
igure 22.	SPI timing diagram - slave mode and CPHA = 1 ⁽¹⁾
igure 23.	SPI timing diagram - master mode(')
igure 24.	I ² S slave timing diagram (Philips protocol) ⁽¹⁾ 94
igure 25.	I ² S master timing diagram (Philips protocol) ⁽¹⁾
igure 26.	ADC accuracy characteristics97
igure 27.	Typical connection diagram using the ADC
igure 28.	12-bit buffered /non-buffered DAC
igure 29.	USB timings: definition of data signal rise and fall time (to be added)
igure 30.	UFBGA100 – ultra fine pitch ball grid array, 7 x 7 mm, 0.50 mm pitch,
	package outline111
Figure 31.	LQFP100 –14 x 14 mm 100-pin low-profile quad flat package outline
igure 32.	Recommended footprint ⁽¹⁾
igure 33.	LQFP64 – 10 x 10 mm 64 pin low-profile quad flat package outline
igure 34.	Recommended footprint ⁽¹⁾
igure 35.	LQFP48 – 7 x 7 mm, 48-pin low-profile quad flat
	package outline114
igure 36.	Recommended footprint ⁽¹⁾
igure 37.	$LQFP64 P_D max vs. T_A$

Description STM32F37x

1 Description

The STM32F37x family is based on the high-performance ARM® Cortex™-M4 32-bit RISC core operating at a frequency of up to 72 MHz, and embedding a floating point unit (FPU), a memory protection unit (MPU) and an embedded trace macrocell (ETM). The family incorporates high-speed embedded memories (up to 256 Kbyte of Flash memory, up to 32 Kbytes of SRAM), and an extensive range of enhanced I/Os and peripherals connected to two APB buses.

The STM32F37x devices offer one fast 12-bit ADC (1 Msps), up to three 16-bit Sigma delta ADCs, up to two Comparators, up to two DACs (DAC1 with 2 channels and DAC2 with 1 channel), a low-power RTC, 9 general-purpose 16-bit timers, two general-purpose 32-bit timers, three basic timers.

They also feature standard and advanced communication interfaces: up to two I2Cs, three SPIs, all with muxed I2Ss, three USARTs, CAN and USB.

The STM32F37x family operates in the -40 to +85 $^{\circ}$ C and -40 to +105 $^{\circ}$ C temperature ranges from a 2.0 to 3.6 V power supply. A comprehensive set of power-saving mode allows the design of low-power applications.

The STM32F37x family offers devices in five packages ranging from 48 pins to 100 pins. The set of included peripherals changes with the device chosen.


2 Device overview

Table 2. Device overview

Peripheral		STM32F STM32F 372Cx 372Rx			(STM3: 372V					STM32F 373Rx			STM32F 373Vx					
Flash (Kby	rtes)	64	128	256	64	128	256	64	128	256	256 64 128 256 64 128 256 64 128			128	256				
SRAM (Kb	ytes)	16	24	32	16	24	32	16	24	32	16	24	32	16	24	32	16	24	32
Timers	General purpose		9 (16-bit) 2 (32 bit)							9 (16-bit) 2 (32 bit)									
	Basic				3	(16-k	oit)							3	3 (16-k	oit)			
	SPI/I2S					3									3				
	I ² C					2									2				
Comm.	USART					3									3				
	CAN					1									1				
	USB					1									1				
GPIOs			36			52			84 36 5.				52			84			
12-bit ADC	Cs					1									1				
16-bit ADC Sigma- De	_					1									3				
12-bit DAC outputs	Ss					1					3								
Analog cor	mparator					1									2				
CPU frequ	ency				7	72 MF	lz				72 MHz								
Main opera	ating		2.0 to 3.6 V					2.0 to 3.6 V											
16-bit SDADC operating voltage 2.2 to 3.6 V						2.2 to 3.6 V													
Operating temperature			Ambient operating temperature: -40 to 85 °C / -40 to 105 °C Junction temperature: -40 to 125 °C					Ambient operating temperature: -40 to 85 °C / -40 to 105 °C Junction temperature: -40 to 125 °C											
Packages		L	_QFP4	48	L	QFP6	64,		QFP1 BGA1		L	_QFP	48	L	.QFP6	64,		QFP1 BGA1	

^{1.} UFBGA100 package available on 256-KB versions only.

Figure 1. **Block diagram**



1. AF: alternate function on I/O pins.

2. Example given for STM32F373xx device.

2.1 ARM® Cortex[™]-M4 core

2.1.1 ARM® CortexTM-M4 core with embedded Flash and SRAM

The ARM Cortex-M4 processor is the latest generation of ARM processors for embedded systems. It was developed to provide a low-cost platform that meets the needs of MCU implementation, with a reduced pin count and low-power consumption, while delivering outstanding computational performance and an advanced response to interrupts.

The ARM Cortex-M4 32-bit RISC processor features exceptional code-efficiency, delivering the high-performance expected from an ARM core in the memory size usually associated with 8- and 16-bit devices.

The processor supports a set of DSP instructions which allow efficient signal processing and complex algorithm execution.

Its single precision FPU speeds up software development by using metalanguage development tools, while avoiding saturation.

With its embedded ARM core, the STM32F37x family is compatible with all ARM tools and software.

Figure 1 shows the general block diagram of the STM32F37x family.

2.1.2 Memory protection unit

The memory protection unit (MPU) is used to separate the processing of tasks from the data protection. The MPU can manage up to 8 protection areas that can all be further divided up into 8 subareas. The protection area sizes are between 32 bytes and the whole 4 gigabytes of addressable memory.

The memory protection unit is especially helpful for applications where some critical or certified code has to be protected against the misbehavior of other tasks. It is usually managed by an RTOS (real-time operating system). If a program accesses a memory location that is prohibited by the MPU, the RTOS can detect it and take action. In an RTOS environment, the kernel can dynamically update the MPU area setting, based on the process to be executed.

The MPU is optional and can be bypassed for applications that do not need it.

The Cortex-M4 processor is a high performance 32-bit processor designed for the microcontroller market. It offers significant benefits to developers, including:

- Outstanding processing performance combined with fast interrupt handling
- Enhanced system debug with extensive breakpoint and trace capabilities
- Efficient processor core, system and memories
- Ultralow power consumption with integrated sleep modes
- Platform security robustness with optional integrated memory protection unit (MPU).

With its embedded ARM core, the STM32F37x devices are compatible with all ARM development tools and software.

2.2 Nested vectored interrupt controller (NVIC)

The STM32F37x devices embed a nested vectored interrupt controller (NVIC) able to handle up to 60 maskable interrupt channels and 16 priority levels.

The NVIC benefits are the following:

- Closely coupled NVIC gives low latency interrupt processing
- Interrupt entry vector table address passed directly to the core
- Closely coupled NVIC core interface
- Allows early processing of interrupts
- Processing of late arriving higher priority interrupts
- Support for tail chaining
- Processor state automatically saved
- Interrupt entry restored on interrupt exit with no instruction overhead

The NVIC hardware block provides flexible interrupt management features with minimal interrupt latency.

2.3 Extended interrupt/event controller (EXTI)

The external interrupt/event controller consists of 29 edge detector lines used to generate interrupt/event requests and wake-up the system. Each line can be independently configured to select the trigger event (rising edge, falling edge, both) and can be masked independently. A pending register maintains the status of the interrupt requests. The EXTI can detect an external line with a pulse width shorter than the internal clock period. Up to 84 GPIOs can be connected to the 16 external interrupt lines.

2.4 Embedded Flash memory

All STM32F37x devices feature up to 256 Kbytes of embedded Flash memory available for storing programs and data. The Flash memory access time is adjusted to the CPU clock frequency (0 wait state from 0 to 24 MHz, 1 wait state from 24 to 48 MHz and 2 wait states above).

2.5 CRC (cyclic redundancy check) calculation unit

The CRC (cyclic redundancy check) calculation unit is used to get a CRC code using a configurable generator polynomial value and size.

Among other applications, CRC-based techniques are used to verify data transmission or storage integrity. In the scope of the EN/IEC 60335-1 standard, they offer a means of verifying the Flash memory integrity. The CRC calculation unit helps compute a signature of the software during runtime, to be compared with a reference signature generated at linktime and stored at a given memory location.

2.6 Embedded SRAM

All STM32F37x devices feature up to 32 Kbytes of embedded SRAM with hardware parity check. The memory can be accessed in read/write at CPU clock speed with 0 wait states.

2.7 Clocks and startup

System clock selection is performed on startup, however the internal RC 8 MHz oscillator is selected as default CPU clock on reset. An external 4-32 MHz clock can be selected, in which case it is monitored for failure. If failure is detected, the system automatically switches back to the internal RC oscillator. A software interrupt is generated if enabled. Similarly, full interrupt management of the PLL clock entry is available when necessary (for example with failure of an indirectly used external oscillator).

Several prescalers allow to configure the AHB frequency, the high speed APB (APB2) and the low speed APB (APB1) domains. The maximum frequency of the AHB and the high speed APB domains is 72 MHz, while the maximum allowed frequency of the low speed APB domain is 36 MHz.

2.8 Boot modes

At startup, Boot0 pin and Boot1 option bit are used to select one of three boot options:

- Boot from user Flash
- Boot from system memory
- Boot from embedded SRAM

The boot loader is located in system memory. It is used to reprogram the Flash memory by using USART1, USART2 or USB.

2.9 Power management

2.9.1 Power supply schemes

- V_{DD}: external power supply for I/Os and the internal regulator. It is provided externally through V_{DD} pins, and can be 2.0 to 3.6 V.
- $V_{DDA} = 2.0 \text{ to } 3.6 \text{ V}$:
 - external analog power supplies for Reset blocks, RCs and PLL
 - supply voltage for 12-bit ADC, DACs and comparators (minimum voltage to be applied to V_{DDA} is 2.4 V when the 12-bit ADC and DAC are used).
- SDADC1_VDD/SDADC2_VDD and SDADC3_VDD = 2.2 V to 3.6: supply voltages for SDADC1/2 and SDADCD3 sigma delta ADCs. Independent from V_{DD}/V_{DDA}.
- V_{BAT} = 1.65 to 3.6 V: power supply for RTC, external clock 32 kHz oscillator and backup registers (through power switch) when V_{DD} is not present.

2.9.2 Power supply supervisor

The device has an integrated power-on reset (POR)/power-down reset (PDR) circuitry. It is always active, and ensures proper operation starting from/down to 2 V. The device remains

in reset mode when VDD is below a specified threshold, VPOR/PDR, without the need for an external reset circuit.

 The POR monitors only the V_{DD} supply voltage. During the startup phase it is required that V_{DDA} should arrive first and be greater than or equal to V_{DD}.

 The PDR monitors both the V_{DD} and V_{DDA} supply voltages, however the V_{DDA} power supply supervisor can be disabled (by programming a dedicated Option bit) to reduce the power consumption if the application design ensures that V_{DDA} is higher than or equal to V_{DD}.

The device features an embedded programmable voltage detector (PVD) that monitors the V_{DD} power supply and compares it to the VPVD threshold. An interrupt can be generated when V_{DD} drops below the V_{PVD} threshold and/or when V_{DD} is higher than the V_{PVD} threshold. The interrupt service routine can then generate a warning message and/or put the MCU into a safe state. The PVD is enabled by software.

2.9.3 Voltage regulator

The regulator has three operation modes: main (MR), low power (LPR), and power-down.

- The MR mode is used in the nominal regulation mode (Run)
- The LPR mode is used in Stop mode.
- The power-down mode is used in Standby mode: the regulator output is in high impedance, and the kernel circuitry is powered down thus inducing zero consumption.

The voltage regulator is always enabled after reset. It is disabled in Standby mode.

2.10 Low-power modes

The STM32F37x supports three low-power modes to achieve the best compromise between low power consumption, short startup time and available wakeup sources:

Sleep mode

In Sleep mode, only the CPU is stopped. All peripherals continue to operate and can wake up the CPU when an interrupt/event occurs.

Stop mode

Stop mode achieves the lowest power consumption while retaining the content of SRAM and registers. All clocks in the 1.8 V domain are stopped, the PLL, the HSI RC and the HSE crystal oscillators are disabled. The voltage regulator can also be put either in normal or in low-power mode.

The device can be woken up from Stop mode by any of the EXTI line. The EXTI line source can be one of the 16 external lines, the PVD output, the USARTs, the I2Cs, the CEC, the USB wakeup, and the RTC alarm.

Standby mode

The Standby mode is used to achieve the lowest power consumption. The internal voltage regulator is switched off so that the entire 1.8 V domain is powered off. The PLL, the HSI RC and the HSE crystal oscillators are also switched off. After entering Standby mode, SRAM and register contents are lost except for registers in the Backup domain and Standby circuitry.

The device exits Standby mode when an external reset (NRST pin), an IWDG reset, a rising edge on the WKUP pin, or an RTC alarm occurs.

Note:

The RTC, the IWDG, and the corresponding clock sources are not stopped by entering Stop or Standby mode.

2.11 Real-time clock (RTC) and backup registers

The RTC and the backup registers are supplied through a switch that takes power either on VDD supply when present or through the VBAT pin. The backup registers are thirty two 32-bit registers used to store 128 bytes of user application data when VDD power is not present.

They are not reset by a system or power reset, and they are not reset when the device wakes up from the Standby mode.

The RTC is an independent BCD timer/counter. Its main features are the following:

- Calendar with subsecond, seconds, minutes, hours (12 or 24 format), week day, date, month, year, in BCD (binary-coded decimal) format.
- Automatically correction for 28, 29 (leap year), 30, and 31 day of the month.
- 2 programmable alarms with wake up from Stop and Standby mode capability.
- Periodic wakeup unit with programmable resolution and period.
- On-the-fly correction from 1 to 32767 RTC clock pulses. This can be used to synchronize it with a master clock.
- Digital calibration circuit with 1 ppm resolution, to compensate for quartz crystal inaccuracy.
- 3 anti-tamper detection pins with programmable filter. The MCU can be woken up from Stop and Standby modes on tamper event detection.
- Timestamp feature which can be used to save the calendar content. This function can triggered by an event on the timestamp pin, or by a tamper event. The MCU can be woken up from Stop and Standby modes on timestamp event detection.

The RTC clock sources can be:

- A 32.768 kHz external crystal
- A resonator or oscillator
- The internal low-power RC oscillator (typical frequency of 40 kHz)
- The high-speed external clock divided by 32

2.12 DMA (direct memory access)

The flexible 12-channel, general-purpose DMA is able to manage memory-to-memory, peripheral-to-memory and memory-to-peripheral transfers. The DMA controller supports circular buffer management, avoiding the generation of interrupts when the controller reaches the end of the buffer.

Each channel is connected to dedicated hardware DMA requests, with software trigger support for each channel. Configuration is done by software and transfer sizes between source and destination are independent.

The two DMAs can be used with the main peripherals: SPIs, I2Cs, USARTs, DACs, ADC, SDADCs, general-purpose timers.

2.13 GPIOs (general-purpose inputs/outputs)

Each of the GPIO pins can be configured by software as output (push-pull or open-drain), as input (with or without pull-up or pull-down) or as peripheral alternate function. Most of the GPIO pins are shared with digital or analog alternate functions. All GPIOs are high current capable except for analog inputs.

The I/Os alternate function configuration can be locked if needed following a specific sequence in order to avoid spurious writing to the I/Os registers.

2.14 Touch sensing controller (TSC)

The device has an embedded independent hardware controller (TSC) for controlling touch sensing acquisitions on the I/Os.

Up to 24 touch sensing electrodes can be controlled by the TSC. The touch sensing I/Os are organized in 8 acquisition groups, with up to 4 I/Os in each group.

Table 3. Capacitive sensing GPIOs available on STM32F37x devices

Pin name	Capacitive sensing group name	Pin name	Capacitive sensing group name
PA0	G1_IO1	PA9	G4_IO1
PA1	G1_IO2	PA10	G4_IO2
PA2	G1_IO3	PA13	G4_IO3
PA3	G1_IO4	PA14	G4_IO4
PA4	G2_IO1	PB3	G5_IO1
PA5	G2_IO2	PB4	G5_IO2
PA6	G2_IO3	PB6	G5_IO3
PA7	G2_IO4	PB7	G5_IO4
PC4	G3_IO1	PB14	G6_IO1
PC5	G3_IO2	PB15	G6_IO2
PB0	G3_IO3	PD8	G6_IO3
PB1	G3_IO4	PD9	G6_IO4
PE2	G7_IO1	PD12	G8_IO1
PE3	G7_IO2	PD13	G8_IO2
PE4	G7_IO3	PD14	G8_IO3
PE5	G7_IO4	PD15	G8_IO4

Number of capacitive sensing channels Analog I/O group STM32F37xCx STM32F37xRx STM32F37xVx G1 3 3 3 2 G2 3 3 1 3 3 G3 3 3 3 G4 G5 3 3 3 2 G6 2 3 G7 0 0 3 0 0 3 G8 Number of capacitive 14 17 24 sensing channels

Table 4. No. of capacitive sensing channels available on STM32F37x devices

2.15 12-bit ADC (analog-to-digital converter)

The 12-bit analog-to-digital converter is based on a successive approximation register (SAR) architecture. It has up to 16 external channels (AIN15:0) and 3 internal channels (temperature sensor, voltage reference, VBAT voltage measurement) performing conversions in single-shot or scan modes. In scan mode, automatic conversion is performed on a selected group of analog inputs.

The ADC can be served by the DMA controller.

An analog watchdog feature allows very precise monitoring of the converted voltage of one, some or all selected channels. An interrupt is generated when the converted voltage is outside the programmed thresholds.

The events generated by the timers (TIMx) can be internally connected to the ADC start and injection trigger, respectively, to allow the application to synchronize A/D conversion and timers.

2.15.1 Temperature sensor

The temperature sensor (TS) generates a voltage $V_{\mbox{\footnotesize SENSE}}$ that varies linearly with temperature.

The temperature sensor is internally connected to the ADC_IN16 input channel which is used to convert the sensor output voltage into a digital value.

The sensor provides good linearity but it has to be calibrated to obtain good overall accuracy of the temperature measurement. As the offset of the temperature sensor varies from chip to chip due to process variation, the uncalibrated internal temperature sensor is suitable for applications that detect temperature changes only.

To improve the accuracy of the temperature sensor measurement, each device is individually factory-calibrated by ST. The temperature sensor factory calibration data are stored by ST in the system memory area, accessible in read-only mode.

Calibration value name	Description	Memory address
TS_CAL1	TS ADC raw data acquired at temperature of 30 °C, V _{DDA} = 3.3 V	0x1FFF F7B8 - 0x1FFF F7B9
TS_CAL2	TS ADC raw data acquired at temperature of 110 °C V _{DDA} = 3.3 V	0x1FFF F7C2 - 0x1FFF F7C3

Table 5. Temperature sensor calibration values

2.15.2 Internal voltage reference (V_{REFINT})

The internal voltage reference (V_{REFINT}) provides a stable (bandgap) voltage output for the ADC and Comparators. V_{REFINT} is internally connected to the ADC_IN17 input channel. The precise voltage of V_{REFINT} is individually measured for each part by ST during production test and stored in the system memory area. It is accessible in read-only mode.

Table 6. Temperature sensor calibration values

Calibration value name	Description	Memory address
VREFINT_CAL	Raw data acquired at temperature of 30 °C V _{DDA} = 3.3 V	0x1FFF F7BA - 0x1FFF F7BB

2.15.3 V_{BAT} battery voltage monitoring

This embedded hardware feature allows the application to measure the V_{BAT} battery voltage using the internal ADC channel ADC_IN18. As the V_{BAT} voltage may be higher than V_{DDA} , and thus outside the ADC input range, the V_{BAT} pin is internally connected to a divider by 2. As a consequence, the converted digital value is half the V_{BAT} voltage.

2.16 16-bit sigma delta analog-to-digital converters (SDADC)

Up to three 16-bit sigma-delta analog-to-digital converters are embedded in the STM32F37x. They have up to two separate supply voltages allowing the analog function voltage range to be independent from the STM32F37x power supply. They share up to 21 input pins which may be configured in any combination of single-ended (up to 21) or differential inputs (up to 11).

The conversion speed is up to 16.6 ksps for each SDADC when converting multiple channels and up to 50 ksps per SDADC if single channel conversion is used. There are two conversion modes: single conversion mode or continuous mode, capable of automatically scanning any number of channels. The data can be automatically stored in a system RAM buffer, reducing the software overhead.

A timer triggering system can be used in order to control the start of conversion of the three SDADCs and/or the 12-bit fast ADC. This timing control is very flexible, capable of triggering simultaneous conversions or inserting a programmable delay between the ADCs.

Up to two external reference pins (SD_V_{REF+} , SD_V_{REF-}) and an internal 1.2/1.8V reference can be used in conjunction with a programmable gain (x0.5 to x32) in order to fine-tune the input voltage range of the SDADC.

2.17 DAC (digital-to-analog converter)

The devices feature up to two 12-bit buffered DACs with three output channels that can be used to convert three digital signals into three analog voltage signal outputs. The internal structure is composed of integrated resistor strings and an amplifier in inverting configuration.

This digital Interface supports the following features:

- Up to two DAC converters with three output channels:
 - DAC1 with two output channels
 - DAC2 with one output channel.
- 8-bit or 12-bit monotonic output
- Left or right data alignment in 12-bit mode
- Synchronized update capability
- Noise-wave generation
- triangular-wave generation
- Dual DAC channel independent or simultaneous conversions (DAC1 only)
- DMA capability for each channel
- External triggers for conversion

2.18 Fast comparators

The STM32F37x embeds up to 2 comparators with rail-to-rail inputs and high-speed output. The reference voltage can be internal or external (delivered by an I/O).

The threshold can be one of the following:

- DACs channel outputs
- External I/O
- Internal reference voltage (V_{REFINT}) or submultiple (1/4 V_{REFINT}, 1/2 V_{REFINT} and 3/4 V_{REFINT})

The comparators can be combined into a window comparator.

Both comparators can wake up the device from Stop mode and generate interrupts and breaks for the timers.

2.19 Timers and watchdogs

The STM32F37x includes two 32-bit and nine 16-bit general-purpose timers, three basic timers, two watchdog timers and a SysTick timer. The table below compares the features of the advanced control, general purpose and basic timers.

Table 7. Timer feature comparison

Timer type	Timer	Counter resolution	Counter type	Prescaler factor	DMA request generation	Capture/ compare Channels	Complementary outputs
General- purpose	TIM2 TIM5	32-bit	Up, Down, Up/Down	Any integer between 1 and 65536	Yes	4	0
General- purpose	TIM3, TIM4, TIM19	16-bit	Up, Down, Up/Down			4	0
General- purpose	TIM12	16-bit	Up	Any integer between 1 and 65536	No	2	0
General- purpose	TIM15	16-bit	Up	Any integer between 1 and 65536	Yes	2	1
General- purpose	TIM13, TIM14	16-bit	Up	Any integer between 1 and 65536	No	1	0
General- purpose	TIM16, TIM17	16-bit	Up	Any integer between 1 and 65536	Yes	1	1
Basic	TIM6, TIM7, TIM18	16-bit	Up	Any integer between 1 and 65536	Yes	0	0

2.19.1 General-purpose timers (TIM2 to TIM5, TIM12 to TIM17, TIM19)

There are eleven synchronizable general-purpose timers embedded in the STM32F37x (see *Table 7* for differences). Each general-purpose timer can be used to generate PWM outputs, or act as a simple time base.

TIM2, 3, 4, 5 and 19

These five timers are full-featured general-purpose timers:

- TIM2 and TIM5 have 32-bit auto-reload up/downcounters and 32-bit prescalers
- TIM3, 4, and 19 have 16-bit auto-reload up/downcounters and 16-bit prescalers.

These timers all feature 4 independent channels for input capture/output compare, PWM or one-pulse mode output. They can work together, or with the other general-purpose timers via the Timer Link feature for synchronization or event chaining.

All have independent DMA request generation and support quadrature encoders.

TIM12, 13, 14, 15, 16, 17

These six timers general-purpose timers with mid-range features:

They have 16-bit auto-reload upcounters and 16-bit prescalers.

- TIM12 has 2 channels
- TIM13 and TIM14 have 1 channel

The counters can be frozen in debug mode.

- TIM15 has 2 channels and 1 complementary channel
- TIM16 and TIM17 have 1 channel and 1 complementary channel

All channels can be used for input capture/output compare, PWM or one-pulse mode output.

The timers can work together via the Timer Link feature for synchronization or event chaining. The timers have independent DMA request generation.

The counters can be frozen in debug mode.

2.19.2 **Basic timers (TIM6, TIM7, TIM18)**

These timers are mainly used for DAC trigger generation. They can also be used as a generic 16-bit time base.

2.19.3 Independent watchdog (IWDG)

The independent watchdog is based on a 12-bit downcounter and 8-bit prescaler. It is clocked from an independent 40 kHz internal RC and as it operates independently from the main clock, it can operate in Stop and Standby modes. It can be used either as a watchdog to reset the device when a problem occurs, or as a free running timer for application timeout management. It is hardware or software configurable through the option bytes. The counter can be frozen in debug mode.

2.19.4 System window watchdog (WWDG)

The system window watchdog is based on a 7-bit downcounter that can be set as free running. It can be used as a watchdog to reset the device when a problem occurs. It is clocked from the APB1 clock (PCLK1) derived from the main clock. It has an early warning interrupt capability and the counter can be frozen in debug mode.

2.19.5 SysTick timer

This timer is dedicated to real-time operating systems, but could also be used as a standard down counter. It features:

- A 24-bit down counter
- Autoreload capability
- Maskable system interrupt generation when the counter reaches 0.
- Programmable clock source

2.20 Communication interfaces

2.20.1 I²C bus

Up to two I2C bus interfaces can operate in multimaster and slave modes. They can support standard (up to 100 kHz), fast (up to 400 kHz) and fast mode + (up to 1 MHz) modes with 20 mA output drive. They support 7-bit and 10-bit addressing modes, multiple 7-bit slave addresses (2 addresses, 1 with configurable mask). They also include programmable analog and digital noise filters.

Table 8. Comparison of I2C analog and digital filters

	Analog filter	Digital filter
Pulse width of suppressed spikes	≥ 50 ns	Programmable length from 1 to 15 I2C peripheral clocks
Benefits	Available in Stop mode	Extra filtering capability vs. standard requirements. Stable length
Drawbacks	Variations depending on temperature, voltage, process	Disabled when Wakeup from Stop mode is enabled

In addition, they provide hardware support for SMBUS 2.0 and PMBUS 1.1: ARP capability, Host notify protocol, hardware CRC (PEC) generation/verification, timeout verifications and ALERT protocol management. They also have a clock domain independent from the CPU clock, allowing the application to wake up the MCU from Stop mode on address match.

The I2C interfaces can be served by the DMA controller

2.20.2 Universal synchronous/asynchronous receiver transmitter (USART)

The STM32F37x embeds three universal synchronous/asynchronous receiver transmitters (USART1, USART2 and USART3).

All USARTs interfaces are able to communicate at speeds of up to 9 Mbit/s.

They provide hardware management of the CTS and RTS signals, they support IrDA SIR ENDEC, the multiprocessor communication mode, the single-wire half-duplex communication mode, Smart Card mode (ISO 7816 compliant), autobaudrate feature and have LIN Master/Slave capability. The USART interfaces can be served by the DMA controller.

2.20.3 Serial peripheral interface (SPI)

Up to three SPIs are able to communicate at up to 18 Mbits/s in slave and master modes in full-duplex and simplex communication modes. The 3-bit prescaler gives 8 master mode frequencies and the frame is configurable to 8 bits or 16 bits. The hardware CRC generation/verification supports basic SD Card/MMC modes.

The SPIs can be served by the DMA controller.

2.20.4 High-definition multimedia interface (HDMI) - consumer electronics control (CEC)

The device embeds a HDMI-CEC controller that provides hardware support for the Consumer Electronics Control (CEC) protocol (Supplement 1 to the HDMI standard).

This protocol provides high-level control functions between all audiovisual products in an environment. It is specified to operate at low speeds with minimum processing and memory overhead. It has a clock domain independent from the CPU clock, allowing the HDMI_CEC controller to wakeup the MCU from Stop mode on data reception.

2.20.5 Inter-integrated sound (I²S)

Three standard I²S interfaces (multiplexed with SPI1, SPI2 and SPI3) are available, that can be operated in master or slave mode. These interfaces can be configured to operate with 16/32 bit resolution, as input or output channels. Audio sampling frequencies from 8 kHz up to 192 kHz are supported. When either or both of the I²S interfaces is/are configured in master mode, the master clock can be output to the external DAC/CODEC at 256 times the sampling frequency.

2.20.6 Controller area network (CAN)

The CAN is compliant with specifications 2.0A and B (active) with a bit rate up to 1 Mbit/s. It can receive and transmit standard frames with 11-bit identifiers as well as extended frames with 29-bit identifiers. It has three transmit mailboxes, two receive FIFOs with 3 stages and 14 scalable filter banks.

2.20.7 Universal serial bus (USB)

The STM32F37x embeds an USB device peripheral compatible with the USB full-speed 12 Mbs. The USB interface implements a full-speed (12 Mbit/s) function interface. It has software-configurable endpoint setting and suspend/resume support. The dedicated 48 MHz clock is generated from the internal main PLL (the clock source must use a HSE crystal oscillator).

2.21 Development support

2.21.1 Serial wire JTAG debug port (SWJ-DP)

The ARM SWJ-DP Interface is embedded, and is a combined JTAG and serial wire debug port that enables either a serial wire debug or a JTAG probe to be connected to the target.

The JTAG TMS and TCK pins are shared respectively with SWDIO and SWCLK and a specific sequence on the TMS pin is used to switch between JTAG-DP and SW-DP.

2.21.2 Embedded trace macrocell™

The ARM embedded trace macrocell provides a greater visibility of the instruction and data flow inside the CPU core by streaming compressed data at a very high rate from the STM32F37x through a small number of ETM pins to an external hardware trace port analyzer (TPA) device. The TPA is connected to a host computer using USB, Ethernet, or any other high-speed channel. Real-time instruction and data flow activity can be recorded and then formatted for display on the host computer running debugger software. TPA hardware is commercially available from common development tool vendors. It operates with third party debugger software tools.

24/120 Doc ID 022691 Rev 1

3 Pinouts and pin description

Figure 2. STM32F37x LQFP48 pinout






Figure 3. STM32F37x LQFP64 pinout



26/120 Doc ID 022691 Rev 1

Figure 4. STM32F37x LQFP100 pinout



577

Table 9. STM32F37x BGA100 pinout

IUD	ic 3.	9. STM32F37X BGA100 pinout 1 2 3 4 5 6 7 8 9 10 11												
	1	2	3	4	5	6	7	8	9	10	11	12		
A	PE3	PE1	PB8	воото	PD7	PD5	PB4	PB3	PA15	PA14	PA13	PA12		
В	PE4	PE2	PB9	PB7	PB6	PD6	PD4	PD3	PD1	PC12	PC10	PA11		
С	PC13_ TAMPE R1- WKUP2	PE5	PE0	VDD_1	PB5			PD2	PD0	PC11	PF6	PA10		
D	PC14- OSC32 _ IN	PE6- TAMPE R3- WKUP3	VSS_1							PA9	PA8	PC9		
E	PC15- OSC32 _ OUT	VBAT	PF4							PC8	PC7	PC6		
F	PF0- OSC_ IN	PF9									VSS_3	SDAD C1_SD ADC2_ SDAD C3_VS S		
G	PF1- OSC_ OUT	PF10									VDD_3	SDAD C1_SD ADC2_ VDD		
н	PC0- ADC10	NRST	VDD_2							PD15	PD14	PD13		
J	PF2	PC1	PC2							PD12	PD11	PD10		
K	VSSA- ADC_V SS- ADC_ VREF-	PC3	PA2	PA5	PC4			PD9	PD8	PB15	PB14	SD_ VREF+		
L	ADC_ VREF+	PA0- TAMPE R2- WKUP1	PA3	PA6	PC5	PB2	PE8	PE10	PE12	PB10	SD_ VREF-	SDAD C3_ VDD		
М	VDDA- ADC_V DD	PA1	PA4	PA7	PB0	PB1	PE7	PE9	PE11	PE13	PE14	PE15		

Table 10. Legend/abbreviations used in the pinout table

Na	me	Abbreviation	Definition				
Pin r	name		e specified in brackets below the pin name, the pin function reset is the same as the actual pin name				
		S	Supply pin				
Pin	type	I	Input only pin				
		I/O	Input / output pin				
		FT	5 V tolerant I/O				
		FTf 5 V tolerant I/O, FM+ capable					
I/O etr	ucture	TTa	3.3 V tolerant I/O directly connected to ADC				
1/0 511	ucture	TC	Standard 3.3V I/O				
		В	Dedicated BOOT0 pin				
		RST Bidirectional reset pin with embedded weak pull-up re					
No	tes	Unless otherwis and after reset	e specified by a note, all I/Os are set as floating inputs during				
B:	Alternate functions	Functions select	ted through GPIOx_AFR registers				
Pin functions	Additional functions	Functions direct	ly selected/enabled through peripheral registers				

Table 11. STM32F37x pin definitions

Pi	n nun	nber	s	Pin name		ure	Pin fun	ctions
LQFP100	BGA100	LQFP64	LQFP48	(function after reset)	Pin type	I/O structure	Alternate function	Additional functions
1	B2			PE2	I/O	FT	G7_IO1, TRACECLK	
2	A1			PE3	I/O	FT	G7_IO2, TRACED0	
3	B1			PE4	I/O	FT	G7_IO3, TRACED1	
4	C2			PE5	I/O	FT	G7_IO4, TRACED2	
5	D2			PE6 - TAMPER3 - WKUP3	I/O	TTa	TRACED3, RTC_TAMPER3	WKUP3
6	E2	1	1	VBAT	S			
7	C1	2	2	PC13 - TAMPER1 - WKUP2	I/O	ТТа	RTC_TAMPER1	WKUP2_ALARM_OUT_ CALIB_OUT_TIMESTAMP
8	D1	3	3	PC14 - OSC32_IN	I/O	TC		OSC32_IN

Table 11. STM32F37x pin definitions (continued)

Pi	n nun	nber	s	Pin name		are	Pin fun	ctions
LQFP100	BGA100	LQFP64	LQFP48	(function after reset)	Pin type	I/O structure	Alternate function	Additional functions
9	E1	4	4	PC15 - OSC32_OUT	I/O	TC		OSC32_OUT
10	F2			PF9	I/O	FT	TIM14_CH1	
11	G2			PF10	1/0	FT		
12	F1	5	5	PF0 - OSC_IN	I/O	FT	I2C2_SDA	OSC_IN
13	G1	6	6	PF1 - OSC_OUT	I/O	FT	I2C2_SCL	OSC_OUT
14	H2	7	7	NRST	I/O	RST		
15	H1	8		PC0	I/O	TTa	TIM5_CH1_ETR	ADC_IN10
16	J2	9		PC1	1/0	TTa	TIM5_CH2	ADCIN11
17	J3	10		PC2	I/O	TTa	SPI2_MISO, I2S2_MCK, TIM5_CH3	ADC_IN12
18	K2	11		PC3	I/O	ТТа	SPI2_MOSI, I2S2_SD, TIM5_CH4	ADC_IN13
19	J1			PF2	I/O	FT	I2C2_SMBAI	
20	K1	12	8	VSSA / ADC_VSS / ADC_ VREF-	8			
			9	VDDA , ADC_VDD , ADC_ VREF+	S			
21	M1	13		VDDA , ADC_VDD	S			
22	L1	17		ADC_ VREF+	S			
23	L2	14	10	PA0 - TAMPER2 - WKUP1	I/O	ТТа	USART2_CTS,TIM2_CH1_ET, TIM5_CH1_ETR,TIM19_CH1, G1_IO1,COMP1_OUT	RTC_ TAMPER2, WKUP1, ADC_IN0,COMP1_INn
24	M2	15	11	PA1	I/O	TTa	SPI3_SCK_I2S3_CK, USART2_RTS,TIM2_CH2, TIM15_CH1N,TIM5_CH2, TIM19_CH2,G1_IO2, RTC_REF_CLK_IN	ADC_IN1,COMP1_INp

Table 11. STM32F37x pin definitions (continued)

Pi	n nun	nber	s	Pin name		nre	Pin fun	ctions
LQFP100	BGA100	LQFP64	LQFP48	(function after reset)	Pin type	I/O structure	Alternate function	Additional functions
25	КЗ	16	12	PA2	I/O	ТТа	COMP2_OUT ,SPI3_MISO, I2S3_MCK, USART2_TX, TIM2_CH3, TIM15_CH1, TIM5_CH3,TIM19_CH3, TIM2_OUT, G1_IO3	ADC_IN2, COMP2_INn
26	L3	18	13	PA3	I/O	TTa	SPI3_MOSI,I2S3_SD, USART2_RX,TIM2_CH4, TIM15_CH2,TIM5_CH4, TIM19_CH4,G1_IO4	ADC_IN3 ADC_IN3, COMP2_Inp
27	E3			PF4	I/O	FT		
28	НЗ	19	17	VDD_2	S			
29	M3	20	14	PA4	I/O	ТТа	SPI1_NSS,I2S1_WS, SPI3_NSS_I2S3_WS, TIM2_CK,TIM3_CH2, TIM12_CH1,G2_IO1, COMP1_OUT	ADC_IN4, DAC1_OUT1
30	K4	21	15	PA5	I/O	ТТа	SPI1_SCK,I2S1_CK,CEC, TIM2_CH1_ETR, TIM14_CH1,TIM12_CH2, G2_IO2	ADC_IN5, DAC1_OUT2
31	L4	22	16	PA6	1/0	ТТа	SPI1_MISO,I2S1_MCK, TIM3_CH1, TIM13_CH1, TIM16_CH1,COMP1_OUT, G2_IO3	ADC_IN6, DAC2_OUT1
32	M4	23		PA7	I/O	TTa	G2_IO4,SPI1_MOSI,I2S1_SD, TIM14_CH1,TIM17_CH1, TIM3_CH1	COMP2_OUT,ADC_IN7
33	K5	24		PC4	I/O	TTa	TIM1_TX,TIM13_CH1,G3_IO1	ADC_IN14
34	L5	25		PC5	I/O	TTa	TIM1_RX,G3_IO2	ADC_IN15
35	M5	26	18	PB0	I/O	TTa	SPI1_MOSI,I2S1_SD, TIM3_CH3,G3_IO3	ADC_IN8, SDADC1_ADC_IN6P
36	M6	27	19	PB1	I/O	TTa	TIM3_CH4,G3_IO4/AIN9	SDADC1_5P, SDADC1_AIN6M
37	L6	28	20	PB2	I/O	TTa		SDADC1_AIN4P, SDADC2_AIN6P
38	M7			PE7	I/O	TTa		SDADC1_AIN3P, SDADC1_AIN4M, SDADC2_AIN5P, SDADC2_AIN6M
39	L7	29	21	PE8	I/O	TTa		SDADC1_AIN8P, SDADC2_AIN8P

Table 11. STM32F37x pin definitions (continued)

Pi	n nun	nber	s	Pin name		ure	Pin fun	ctions
LQFP100	BGA100	LQFP64	LQFP48	(function after reset)	Pin type	I/O structure	Alternate function	Additional functions
40	M8	30	22	PE9	I/O	TTa		SDADC1_AIN7P, SDADC1_AIN8M, SDADC2_AIN7P, SDADC2_AIN8M
41	L8			PE10	I/O	TTa		SDADC1_AIN2P
42	M9			PE11	I/O	TTa		SDADC1_AIN1P, SDADC1_AIN2M, SDADC2_AIN4P
43	L9			PE12	I/O	TTa		SDADC1_AIN0P, SDADC2_AIN3P, SDADC2_AIN4M
44	M10			PE13	I/O	TTa		SDADC1_AINOM , SDADC2_AIN2P
45	M11			PE14	I/O	TTa		SDADC2_AIN1P, SDADC2_AIN2M
46	M12			PE15	I/O	TTa	USART3_RX	SDADC2_AIN0P
47	L10			PB10	I/O	TTa	SPI2_SCK_I2S2_CK,USART3 _TX,CEC,SYNC	TIM2_CH3, SDADC2_AIN0M
48	L11			SD_VREF-	S			
49	F12			SDADC1, SDADC2_ SDADC3_ VSS	Ø			
		31	23	SD1_ SD2_ SDADC3_ VSS, SD_VREF-	S			
50	G12			SDADC1,SD ADC2_VDD	S			
		32	24	SD1_ SD2_VDD, SDADC3_ VDD	S			
51	L12			SDADC3_ VDD	S			
52	K12	33	25	SD_VREF+	S			
53	K11	34	26	PB14	I/O	ТТа	SPI2_MISO,I2S2_MCK, USART3_RTS, TIM15_CH1,TIM12_CH1, G6_IO1	SDADC3_AIN8P

Table 11. STM32F37x pin definitions (continued)

Pi	n nun	nber	s	Din nama		ure	Pin fun	ctions
LQFP100	BGA100	LQFP64	LQFP48	Pin name (function after reset)	Pin type	I/O structure	Alternate function	Additional functions
54	K10	35	27	PB15	1/0	TTa	SPI2_MOSI,I2S2_SD, TIM15_CH1N,TIM15_CH2, TIM12_CH2,G6_IO2	SDADC3_7P,SDADC3_AIN8 M,RTC_REFCLKIN
55	K9	36	28	PD8	I/O	TTa	SPI2_SCK,I2S2_CK,USART3_ TX,G6_IO3	SDADC3_AIN6P
56	K8			PD9	I/O	TTa	USART3_RX,G6_IO4	SDADC3_AIN5P, SDADC3_AIN6M
57	J12			PD10	I/O	TTa	USART3_CK	SDADC3_AIN4P
58	J11			PD11	I/O	TTa	USART3_CTS	SDADC3_AIN3P, SDADC3_AIN4M
59	J10			PD12	I/O	TTa	USART3_RTS	TIM4_CH1,G8_IO1, SDADC3_AIN2P
60	H12			PD13	I/O	TTa	TIM4_CH2,G8_IO2	SDADC3_AIN1P, SDADC3_AIN2M
61	H11			PD14	I/O	TTa	TIM4_CH3,G8_IO3	SDADC3_AIN0P
62	H10			PD15	I/O	TTa	TIM4_CH4,G8_IO4	SDADC3_AIN0M
63	E12	37		PC6	I/O	FT	I2S2_MCK,SPI1_NSS, I2S1_WS, TIM3_CH1	
64	E11	38		PC7	I/O	FT	I2S3_MCK,SPI1_SCK, I2S1_CK,TIM3_CH2	
65	E10	39		PC8	I/O	FT	SPI1_MISO,TIM3_CH3	
66	D12	40		PC9	I/O	FT	SPI1_MOSI,I2S1_SD, TIM3_CH4	
67	D11	41	29	PA8	I/O	FT	SPI2_SCK_I2S2_CK, I2C2_SMBAI, USART1_CK,TIM4_ETR, TIM5_CH1_ETR,CLK_CLKOU T	
68	D10	42	30	PA9	I/O	FT	SPI2_MISO_I2S2_MCK, I2C2_SCL,USART1_TX, TIM2_CH3,TIM15_BKIN, TIM13_CH1,G4_IO1	
69	C12	43	31	PA10	I/O	FT	SPI2_MOSI_I2S2_SD, TIM2_SDA,USART1_RX, TIM2_CH4,TIM17_BKIN, TIM14_CH1,G4_IO2	
70	B12	44	32	PA11	I/O	FT	SPI2_NSS,I2S2_WS,SPI1_NS S,I2S1_WS,USART1_CTS, USBDM,CAN_RX,TIM4_CH1, TIM5_CH2, COMP1_OUT	

Table 11. STM32F37x pin definitions (continued)

Pi	in nun	nber	s	Pin name		ure	Pin fund	ctions
LQFP100	BGA100	LQFP64	LQFP48	(function after reset)	Pin type	I/O structure	Alternate function	Additional functions
71	A12	45	33	PA12	1/0	FT	SPI1_SCK,I2S1_CK,USART1_ RTS, USBDP, CAN_TX, TIM16_CH1,TIM4_CH2, TIM5_CH3, COMP2_OUT	
72	A11	46	34	PA13	I/O	FT	SPI1_MISO,I2S1_MCK, USART3_CTS,IR_OUT, TIM16_CH1N,TIM4_CH3, TIM5_CH4,G4_IO3,SWDAT, JTMS	
73	C11	47	35	PF6	I/O	FT	SPI1_MOSI,I2S1_SD, USART2_SCL,USART3_RTS, TIM4_CH4,I2C2_SCL	
74	F11			VSS_3	S			
75	G11			VDD_3	S			
		48	36	PF7	I/O	FT	I2C2_SDA,USART2_CK	
76	A10	49	37	PA14	I/O	FT	I2C1_SDA,USART2_TX, TIM12_CH1,G4_IO4,SWCLK, JTCK	
77	A 9	50	38	PA15	I/O	FT	SPI1_NSS,I2S1_WS,SPI3_NS S,I2S3_WS,I2C1_SCL, USART2_RX,TIM2_CH1_ETR, TIM12_CH2,SYNC, JTDI	
78	B11	51		PC10	I/O	FT	SPI3_SCK,I2S3_CK, USART3_TX, TIM19_CH1	
79	C10	52		PC11	I/O	FT	SPI3_MISO,I2S3_MCK, USART3_RX, TIM19_CH2	
80	B10	53		PC12	I/O	FT	SPI3_MOSI,I2S3_SD, USART3_CK, TIM19_CH3	
81	C9			PD0	I/O	FT	CAN_RX,TIM19_CH4	
82	B9			PD1	I/O	FT	CAN_TX,TIM19_ETR	
83	C8	54		PD2	I/O	FT	TIM3_ETR	
84	B8			PD3	I/O	FT	SPI2_MISO,I2S2_MCK, USART2_CTS	_
85	B7			PD4	I/O	FT	SPI2_MOSI,I2S2_SD, USART2_RTS	
86	A6			PD5	I/O	FT	USART2_TX	
87	В6			PD6	I/O	FT	SPI2_NSS_I2S2_WS, USART2_RX	

Table 11. STM32F37x pin definitions (continued)

Pi	n nun	nber	s	Pin name		ure	Pin func	ctions
LQFP100	BGA100	LQFP64	LQFP48	(function after reset)	Pin type	I/O structure	Alternate function	Additional functions
88	A 5			PD7	I/O	FT	SPI2_SCK_I2S2_CK, USART2_CK	
89	A8	55	39	PB3	I/O	FT	SPI1_SCK,I2S1_CK,SPI3_SC K,I2S3_CK,USART2_TX, TIM2_CH2,TIM3_ETR, TIM4_ETR,TIM13_CH1,G5_IO 1,JTDO, TRACESWO	
90	A7	56	40	PB4	I/O	FT	SPI1_MISO,I2S1_MCK,SPI3_ MISO,I2S3_MCK,USART2_RX TIM16_CH1,TIM3_CH1, TIM17_BKIN,TIM15_CH1N, G5_IO2, JNTRST	
91	C5	57	41	PB5	I/O	FT	SPI1_MOSI,I2S1_SD, SPI3_MOSI,I2S3_SD,I2C1_S MBAI,USART2_CK,TIM16_BKI N,TIM3_CH2,TIM17_CH1, TIM19_ETR	
92	B5	58	42	PB6	I/O	FT	I2C1_SCL,USART1_TX,TIM16 _CH1N,TIM3_CH3,TIM4_CH1, TIM19_CH1, TIM15_CH1,G5_IO3	
93	B4	59	43	PB7	I/O	FT	I2C1_SDA,USART1_RX, TIM17_CH1N, TIM3_CH4,TIM4_CH2, TIM19_CH2, TIM15_CH2,G5_IO4	
94	A4	60	44	воото	I	В		
95	А3	61	45	PB8	I/O	FT	SPI2_SCK,I2S2_CK,I2C1_SC L,USART3_TX,CAN_RX,CEC, TIM16_CH1,TIM4_CH3, TIM19_CH3, COMP1_OUT,SYNC	
96	ВЗ	62	46	PB9	1/0	FT	SPI2_NSS,I2S2_WS,I2C1_SD A,USART3_RX,CAN_TX,IR_O UT,TIM17_CH1,TIM4_CH4, TIM19_CH4, COMP2_OUT	
97	СЗ			PE0	I/O	FT	USART1_TX,TIM4_ETR	
98	A2			PE1	I/O	FT	USART1_RX	
99	D3	63	47	VSS_1	S			
100	C4	64	48	VDD_1	S			



Table 12. Alternate functions

AF n°	Port & Pin Name	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
7	PA0		TIM2_ CH1_ ETR	TIM5 _CH1 _ETR	G1_ IO1				USART 2_ CTS	COMP1 _OUT			TIM19_ CH1				EVEN TOUT
8	PA1		TIM2_ CH2	TIM5 _CH2	G1_ IO2			SPI3_ SCK / 3_CK	USART 2_RTS		TIM15 _CH1N		TIM19_ CH2				EVEN TOUT
9	PA2		TIM2_ CH3	TIM5 _CH3	G1_ IO3			SPI3_ MISO / 3_MCK	USART 2_TX	COMP2 _OUT	TIM15 _CH1		TIM19_ CH3				EVEN TOUT
8	PA3		TIM2_ CH4	TIM5 _CH4	G1_ IO4			SPI3_ MOSI / 3_SD	USART 2_RX		TIM15 _CH2		TIM19_ CH4				EVEN TOUT
7	PA4			TIM3 _CH2	G2_ IO1		SPI1_ NSS / 1_WS	SPI3_ NSS / 3_WS	USART 2_CK			TIM12 _CH1					EVEN TOUT
7	PA5		TIM2_ CH1_ ETR		G2_ IO2		SPI1_ SCK / 1_CK		CEC		TIM14 _CH1	TIM12 _CH2					EVEN TOUT
7	PA6		TIM 16_ CH1	TIM3 _CH1	G2_ IO3		SPI1_ MISO / 1_MCK			COMP1 _OUT	TIM13 _CH1						EVEN TOUT
7	PA7		TIM 17_ CH1	TIM3 _CH2	G2_ IO4		SPI1_ MOSI / 1_SD			COMP2 _OUT	TIM14 _CH1						EVEN TOUT

Doc ID 022691 Rev 1

AF n°	Port & Pin Name	AF0	AF1	AF2	AF3		AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
7	PA8	MCO		TIM5 _CH1 _ETR		I2C2_ SMBAI	SPI2_ SCK / 2_CK		USART 1_CK			TIM4_ ETR					EVEN TOUT
8	PA9			TIM 13_ CH1	G4_ IO1	I2C2_ SCL	SPI2_ MISO / 2_MCK		USART 1_TX		TIM15 _BKIN	TIM2_ CH3					EVEN TOUT
8	PA10		TIM 17_ BKIN		G4_ IO2	I2C2_ SDA	SPI2_ MOSI / 2_SD		USART 1_RX		TIM14 _CH1	TIM2_ CH4					EVEN TOUT
9	PA11			TIM5 _CH2			SPI2_ NSS / 2_WS	SPI1_ NSS / 1_WS	USART 1_CTS	COMP1 _OUT	CAN_ RX	TIM4_ CH1				USBDM	EVEN TOUT
9	PA12		TIM 16_ CH1	TIM5 _CH3				SPI1_ SCK / 1_CK	USART 1_RTS	COMP2 _OUT	CAN_ TX	TIM4_ CH2				USBDP	EVEN TOUT
9	PA13	JTMS- SWDAT	TIM 16_ CH1N	TIM5 _CH4	G4_ IO3		IR-Out	SPI1_ MISO / 1_MCK	USART 3_CTS			TIM4_ CH3					EVEN TOUT
5	PA14	JTCK- SWCLK			G4_ IO4	I2C1_ SDA						TIM12 _CH1					EVEN TOUT
8	PA15	JTDI	TIM2_ CH1_E TR		SY NC H	I2C1_ SCL	SPI1_ NSS / 1_WS	SPI3_ NSS / 3_WS				TIM12 _CH2					EVEN TOUT
5	PB0			TIM3 _CH3	G3_ IO3		SPI_ MOSI / 1_SD					TIM3_ CH2					EVEN TOUT
3	PB1			TIM3 _CH4	G3_ IO4												EVEN TOUT





Table 12. Alternate functions (continued)

AF n°	Port & Pin Name	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
1	PB2																EVEN TOUT
10	PB3	JTDO/ TRACE SWO	TIM2_ CH2	TIM4 _ETR	G5_ IO1		SPI1_ SCK / 1_CK	SPI3_ SCK / 3_CK	USART 2_TX		TIM13 _CH1	TIM3_ ETR					EVEN TOUT
10	PB4	JTRST	TIM 16_ CH1	TIM3 _CH1	G5_ IO2		SPI1_ MISO / 1_MCK	SPI3_ MISO / 3_MCK	USART 2_RX		TIM15 _CH1N	TIM17 _BKIN					EVEN TOUT
9	PB5		TIM 16_ BKIN	TIM3 _CH2		I2C1_ SMBAI	SPI1_ MOSI / 1_SD	SPI3_ MOSI / 3_SD	USART 2_CK			TIM17 _CH1	TIM19_ ETR				EVEN TOUT
9	PB6		TIM 16_ CH1N	TIM4 _CH1	G5_ IO3	I2C1_ SCL			USART 1_TX		TIM15 _CH1	TIM3_ CH3	TIM19_ CH1				EVEN TOUT
9	PB7		TIM 17_ CH1N	TIM4 _CH2	G5_ IO4	I2C1_ SDA			USART 1_RX		TIM15 _CH2	TIM3_ CH4	TIM19_ CH2				EVEN TOUT
11	PB8		TIM 16_CH 1	TIM4 _CH3	SY NC H	I2C1_ SCL	SPI2_ SCK / 2_CK	CEC	USART 3_TX	COMP1 _OUT	CAN_ RX		TIM19_ CH3				EVEN TOUT
10	PB9		TIM 17_ CH1	TIM4 _CH4		I2C1_ SDA	SPI2_ NSS / 2_WS	IR-Out	USART 3_RX	COMP2 _OUT	CAN_ TX		TIM19_ CH4				EVEN TOUT
6	PB10		TIM2_ CH3		SY NC H		SPI2_ SCK / 2_CK	CEC	USART 3_TX								EVEN TOUT
6	PB14		TIM 15_ CH1		G6_ IO1		SPI2_ MISO / 2_MCK		USART 3_RTS		TIM12 _CH1						EVEN TOUT

Doc ID 022691 Rev 1

Pinouts and pin description

AF n°	Port & Pin Name	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
6	PB15		TIM 15_ CH2	TIM 15_ CH1N	G6_ IO2		SPI2_ MOSI / 2_SD				TIM12 _CH2						EVEN
2	PC0		EVENT OUT	TIM5 _CH1 _ETR													
2	PC1		EVENT OUT	TIM5 _CH2													
3	PC2		EVENT	TIM5 _CH3			SPI2_ MISO / 2_MCK										
3	PC3		EVENT	TIM5 _CH4			SPI2_ MOSI / 2_SD										
4	PC4		EVENT OUT	TIM 13_ CH1	G3_ IO1				USART 1_TX								
3	PC5		EVENT OUT		G3_ IO2				USART 1_RX								
3	PC6		EVENT OUT	TIM3 _CH1			SPI1_ NSS / 1_WS										
3	PC7		EVENT	TIM3 _CH2			SPI1_ SCK / 1_CK										
3	PC8		EVENT OUT	TIM3 _CH3			SPI1_ MISO										





Table 12. Alternate functions (continued)

AF n°	Port & Pin Name	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
3	PC9		EVENT OUT	TIM3 _CH4			SPI1_ MOSI / 1_SD										
4	PC10		EVENT OUT	TIM 19_ CH1				SPI3_ SCK / 3_CK	USART 3_TX								
4	PC11		EVENT OUT	TIM 19_ CH2				SPI3_ MISO / 3_MCK	USART 3_RX								
4	PC12		EVENT OUT	TIM 19_ CH3				SPI3_ MOSI / 3_SD	USART 3_CK								
0	PC13																
0	PC14																
0	PC15																
3	PD0		EVENT OUT	TIM 19_ CH4					CAN_R X								
3	PD1		EVENT OUT	TIM 19_ ETR					CAN_T X								
2	PD2	_	EVENT OUT	TIM3 _ETR			_							_	_		
3	PD3		EVENT OUT				SPI2_ MISO / 2_MCK		USART 2_CTS								

Doc ID 022691 Rev 1

Table 12. Alternate functions (continued)

Pinouts and pin description

AF n°	Port & Pin Name	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
3	PD4		EVENT OUT				SPI2_ MOSI / 2_SD		USART 2_RTS								
2	PD5		EVENT OUT						USART 2_TX								
3	PD6		EVENT OUT				SPI2_ NSS / 2_WS		USART 2_RX								
3	PD7		EVENT OUT				SPI2_ SCK / 2_CK		USART 2_CK								
4	PD8		EVENT OUT		G6_ IO3		SPI2_ SCK / 2_CK		USART 3_TX								
3	PD9		EVENT OUT		G6_ IO4				USART 3_RX								
2	PD10		EVENT OUT						USART 3_CK								
2	PD11		EVENT OUT						USART 3_CTS								
4	PD12		EVENT OUT	TIM4 _CH1	G8_ IO1				USART 3_RTS								
3	PD13		EVENT OUT	TIM4 _CH2	G8_ IO2												
3	PD14		EVENT OUT	TIM4 _CH3	G8_ IO3												
3	PD15		EVENT OUT	TIM4 _CH4	G8_ IO4												



Table 12. Alternate functions (continued)

AF n°	Port & Pin Name	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
3	PE0		EVENT	TIM4					USART								
2	PE1		OUT EVENT OUT	_ETR					1_TX USART 1_RX								
3	PE2	TRACE CLK	EVENT OUT		G7_ IO1												
3	PE3	TRACE D0	EVENT OUT		G7_ IO2												
3	PE4	TRACE D1	EVENT OUT		G7_ IO3												
3	PE5	TRACE D2	EVENT OUT		G7_ IO4												
2	PE6	TRACE D3	EVENT OUT														
1	PE7		EVENT OUT														
1	PE8		EVENT OUT														
1	PE9		EVENT OUT														
1	PE10		EVENT OUT														
1	PE11		EVENT OUT														
1	PE12		EVENT OUT														

Doc ID 022691 Rev 1



Table 12. Alternate functions (continued)


AF n°	Port & Pin Name	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
1	PE13		EVENT OUT														
1	PE14		EVENT OUT														
2	PE15		EVENT OUT						USART 3_RX								
1	PF0					I2C2_ SDA											
1	PF1					I2C2_ SCL											
2	PF2		EVENT OUT			I2C2_ SMBAI											
1	PF4		EVENT OUT														
5	PF6		EVENT OUT	TIM4 _CH4		I2C2_ SCL	SPI1_ MOSI / 1_SD		USART 3_RTS								
3	PF7		EVENT OUT			I2C2_ SDA			USART 2_CK								
2	PF9		EVENT OUT	TIM 14_ CH1													
1	PF10		EVENT OUT														

Doc ID 022691 Rev 1

Memory mapping STM32F37x

Memory mapping 4

Figure 5. STM32F37x memory map



STM32F37x Memory mapping

Table 13. STM32F37x peripheral register boundary addresses

Bus	Boundary address	Size	Peripheral
	0x4800 1400 - 0x4800 17FF	1KB	GPIOF
	0x4800 1000 - 0x4800 13FF	1KB	GPIOE
AHB2	0x4800 0C00 - 0x4800 0FFF	1KB	GPIOD
AUD2	0x4800 0800 - 0x4800 0BFF	1KB	GPIOC
	0x4800 0400 - 0x4800 07FF	1KB	GPIOB
	0x4800 0000 - 0x4800 03FF	1KB	GPIOA
	0x4002 4400 - 0x47FF FFFF	~128 MB	Reserved
	0x4002 4000 - 0x4002 43FF	1 KB	TSC
	0x4002 3400 - 0x4002 3FFF	3 KB	Reserved
	0x4002 3000 - 0x4002 33FF	1 KB	CRC
	0x4002 2400 - 0x4002 2FFF	3 KB	Reserved
AHB1	0x4002 2000 - 0x4002 23FF	1 KB	FLASH memory interface
АПБІ	0x4002 1400 - 0x4002 1FFF	3 KB	Reserved
	0x4002 1000 - 0x4002 13FF	1 KB	RCC
	0x4002 0800- 0x4002 0FFF	2 KB	Reserved
	0x4002 0400 - 0x4002 07FF	1 KB	DMA2
	0x4002 0000 - 0x4002 03FF	1 KB	DMA1
	0x4001 6C00 - 0x4001 FFFF	37 KB	Reserved

Memory mapping STM32F37x

Table 13. STM32F37x peripheral register boundary addresses (continued)

Bus	Boundary address	Size	Peripheral
	0x4001 6800 - 0x4001 6BFF	1 KB	SDADC3
	0x4001 6400 - 0x4001 67FF	1 KB	SDADC2
	0x4001 6000 - 0x4001 63FF	1 KB	SDADC1
	0x4001 5C00 - 0x4001 5FFF	1 KB	TIM19
	0x4001 4C00 - 0x4001 5BFF	4 KB	Reserved
	0x4001 4800 - 0x4001 4BFF	1 KB	TIM17
	0x4001 4400 - 0x4001 47FF	1 KB	TIM16
	0x4001 4000 - 0x4001 43FF	1 KB	TIM15
APB2	0x4001 3C00 - 0x4001 3FFF	1 KB	Reserved
	0x4001 3800 - 0x4001 3BFF	1 KB	USART1
	0x4001 3400 - 0x4001 37FF	1 KB	Reserved
	0x4001 3000 - 0x4001 33FF	1 KB	SPI1/I2S1
	0x4001 2800 - 0x4001 2FFF	1 KB	Reserved
	0x4001 2400 - 0x4001 27FF	1 KB	ADC
	0x4001 0800 - 0x4001 23FF	7 KB	Reserved
	0x4001 0400 - 0x4001 07FF	1 KB	EXTI
	0x4001 0000 - 0x4001 03FF	1 KB	SYSCFG
	0x4000 4000 - 0x4000 FFFF	24 KB	Reserved
	0x4000 9C00 – 0x4000 9FFF	1 KB	TIM18
	0x4000 9800 - 0x4000 9BFF	1 KB	DAC2
	0x4000 7C00 - 0x4000 97FF	8 KB	Reserved
	0x4000 7800 - 0x4000 7BFF	1 KB	CEC
	0x4000 7400 - 0x4000 77FF	1 KB	DAC1
APB1	0x4000 7000 - 0x4000 73FF	1 KB	PWR
	0x4000 6800 - 0x4000 6FFF	2 KB	Reserved
	0x4000 6400 - 0x4000 67FF	1 KB	CAN
	0x4000 6000 - 0x4000 63FF	1 KB	USB packet SRAM
	0x4000 5C00 - 0x4000 5FFF	1 KB	USB FS

STM32F37x Memory mapping

Table 13. STM32F37x peripheral register boundary addresses (continued)

Bus	Boundary address	Size	Peripheral
	0x4000 5800 - 0x4000 5BFF	1 KB	I2C2
	0x4000 5400 - 0x4000 57FF	1 KB	I2C1
	0x4000 4C00 - 0x4000 53FF	2 KB	Reserved
	0x4000 4800 - 0x4000 4BFF	1 KB	USART3
	0x4000 4400 - 0x4000 47FF	1 KB	USART2
	0x4000 4000 - 0x4000 43FF	1 KB	Reserved
	0x4000 3C00 - 0x4000 3FFF	1 KB	SPI3/I2S3
	0x4000 3800 - 0x4000 3BFF	1 KB	SPI2/I2S2
	0x4000 3400 - 0x4000 37FF	1 KB	Reserved
	0x4000 3000 - 0x4000 33FF	1 KB	IWWDG
APB1	0x4000 2C00 - 0x4000 2FFF	1 KB	WWDG
AFBI	0x4000 2800 - 0x4000 2BFF	1 KB	RTC
	0x4000 2400 - 0x4000 27FF	1 KB	Reserved
	0x4000 2000 - 0x4000 23FF	1 KB	TIM14
	0x4000 1C00 - 0x4000 1FFF	1 KB	TIM13
	0x4000 1800 - 0x4000 1BFF	1 KB	TIM12
	0x4000 1400 - 0x4000 17FF	1 KB	TIM7
	0x4000 1000 - 0x4000 13FF	1 KB	TIM6
	0x4000 0C00 - 0x4000 0FFF	1 KB	TIM5
	0x4000 0800 - 0x4000 0BFF	1 KB	TIM4
	0x4000 0400 - 0x4000 07FF	1 KB	TIM3
	0x4000 0000 - 0x4000 03FF	1 KB	TIM2

5 Electrical characteristics

5.1 Parameter conditions

Unless otherwise specified, all voltages are referenced to V_{SS}.

5.1.1 Minimum and maximum values

Unless otherwise specified, the minimum and maximum values are guaranteed in the worst conditions of ambient temperature, supply voltage and frequencies by tests in production on 100% of the devices with an ambient temperature at $T_A = 25$ °C and $T_A = T_A$ max (given by the selected temperature range).

Data based on characterization results, design simulation and/or technology characteristics are indicated in the table footnotes and are not tested in production. Based on characterization, the minimum and maximum values refer to sample tests and represent the mean value plus or minus three times the standard deviation (mean $\pm 3\Sigma$).

5.1.2 Typical values

Unless otherwise specified, typical data are based on $T_A = 25$ °C, $V_{DD} = V_{DDA} = SDADCx_VDD = 3.3$ V. They are given only as design guidelines and are not tested.

Typical ADC and SDADC accuracy values are determined by characterization of a batch of samples from a standard diffusion lot over the full temperature range, where 95% of the devices have an error less than or equal to the value indicated (mean $\pm 2\Sigma$).

5.1.3 Typical curves


Unless otherwise specified, all typical curves are given only as design guidelines and are not tested.

5.1.4 Loading capacitor

The loading conditions used for pin parameter measurement are shown in *Figure 6*.


5.1.5 Pin input voltage

The input voltage measurement on a pin of the device is described in *Figure 7*.




Power supply scheme 5.1.6

Figure 8. Power supply scheme



5.1.7 Current consumption measurement

Figure 9. Current consumption measurement scheme



5.2 Absolute maximum ratings

Stresses above the absolute maximum ratings listed in *Table 14: Voltage characteristics*, *Table 15: Current characteristics*, and *Table 16: Thermal characteristics* may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these conditions is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

Table 14. Voltage characteristics

Symbol	Ratings	Min	Max	Unit
V _{DD} -V _{SS}	External main supply voltage (including V_{DDA} , SDADCx_ V_{DD} and V_{DD})	-0.3	4.0	
V_{DD} – V_{DDA}	Allowed voltage difference for V _{DD} > V _{DDA}		0.4	
SDADC_VDD - V _{DDA}	Allowed voltage difference for SDADC_VDD > V _{DDA}		0.4	
	Input voltage on FT and FTf pins	V _{SS} – 0.3	0.4 0.4 V _{DD} + 4.0 V V _{DDA} + 0.3 V _{DD} + 0.3 SDADCx_VDD +0.3 4.0 50 mV	V
	Input voltage on TTa pins in analoog mode $V_{SS} - 0.3$ $V_{DDA} + 0.3$	V _{DDA} + 0.3		
V _{IN}	Input voltage on TTa pins in digital mode	V _{SS} - 0.3	V _{DD} + 0.3	
IIV	Input voltage on TTa pins on SDADCx channels inputs ⁽¹⁾	V _{SS} -0.3	_	
	Input voltage on any other pin	V _{SS} – 0.3	4.0	
IV _{SSX} – V _{SS} I	Variations between all the different ground pins		50	mV
V _{ESD(HBM)}	Electrostatic discharge voltage (human body model)	see Section 5.3. sensitivity characteristics		

SDADC1_VDD/SDADC2_VDD is external power supply for PB0 to PB2, PB10, and PE7 to PE15 I/O pins (I/O pin ground is internally connected to V_{SS}). SDADC3_VDD is external power supply for PB14 to PB15 and PD8 to PD15 I/O pins (I/O pin ground is internally connected to V_{SS})

All main power (V_{DD} , SDADC1_VDD/SDADC2_VDD, SDADC3_ V_{DD} and V_{DDA}) and ground (V_{SS} , SDADC1_VSS/SDADC2_VSS, SDADC3_ V_{SS} and V_{SSA}) pins must always be connected to the external power supply, in the permitted range.

The following relationship must be respected between V_{DDA} and V_{DD} : V_{DDA} must power on before or at the same time as V_{DD} in the power up sequence. V_{DDA} must be greater than or equal to V_{DD} .

The following relationship must be respected between V_{DDA} and SDADC1_VDD/SDADC2_VDD: V_{DDA} must power on before or at the same time as SDADC1_VDD/SDADC2_VDD or SDADC3_VDDin the power up sequence. V_{DDA} must be greater than or equal to SDADC1_VDD/SDADC2_VDD or SDADC3_VDD.

The following relationship must be respected between SDADC1_VDD/SDADC2_VDD and SDADC3_VDD: SDADC3_VDD must power on before or at the same time as SDADC1_VDD/SDADC2_VDD in the power up sequence.

Table 15. Current characteristics⁽¹⁾

Symbol	Ratings	Max.	Unit
I _{VDD}	Total current into V _{DD} power lines (source) ⁽²⁾	TBD	
I _{VSS}	Total current out of V _{SS} ground lines (sink) ⁽²⁾	TBD	
1	Output current sunk by any I/O and control pin	25	
I _{IO}	Output current source by any I/Os and control pin	- 25	mA
ı (3)	Injected current on FT and FTf pins ⁽⁴⁾	-5/+NA	
I _{INJ(PIN)} ⁽³⁾	Injected current on any other pin ⁽⁵⁾	± 5	
ΣΙ _{ΙΝJ(PIN)}	Total injected current (sum of all I/O and control pins) ⁽⁶⁾	± 25	

- 1. TBD stands for "to be defined".
- All main power (V_{DD}, SDADC1_VDD/SDADC2_VDD, SDADC3_VDD and V_{DDA}) and ground (V_{SS}, SDADC1_VSS/SDADC2_VSS, SDADC3_VSS and V_{SSA}) pins must always be connected to the external power supply, in the permitted range.
- 3. Negative injection disturbs the analog performance of the device. See note 2 below Table 58 on page 96.
- 4. Positive injection is not possible on these I/Os and does not occur for input voltages lower than the specified maximum value. A negative injection is induced by V_{IN}<V_{SS}. I_{INJ(PIN)} must never be exceeded. Refer to *Table 14: Voltage characteristics* for the maximum allowed input voltage values.
- 5. A positive injection is induced by $V_{IN} > V_{DD}$ while a negative injection is induced by $V_{IN} < V_{SS}$. $I_{INJ(PIN)}$ must never be exceeded. Refer to *Table 14: Voltage characteristics* for the maximum allowed input voltage values.
- When several inputs are submitted to a current injection, the maximum ΣI_{INJ(PIN)} is the absolute sum of the positive and negative injected currents (instantaneous values).

Table 16. Thermal characteristics

Symbol	Ratings	Value	Unit
T _{STG}	Storage temperature range	-65 to +150	°C
T _J	Maximum junction temperature	150	°C

5.3 Operating conditions

5.3.1 General operating conditions

Table 17. General operating conditions⁽¹⁾

Symbol	Parameter	Conditions	Min	Max	Unit
f _{HCLK}	Internal AHB clock frequency		0	72	
f _{PCLK1}	Internal APB1 clock frequency		0	36	MHz
f _{PCLK2}	Internal APB2 clock frequency		0	72	
V _{DD}	Standard operating voltage		2	3.6	V
V (2)	Analog operating voltage (ADC and DAC not used)	Must have a potential equal	2	3.6	V
V _{DDA} ⁽²⁾	Analog operating voltage (ADC and DAC used)	to or higher than V _{DD}	2.4	3.6	V
SDADC1_ VDD/ SDADC2_ VDD	SDADC1 / SDADC2 operating voltage		2.2	3.6	V
SDADC3_ VDD	SDADC3 operating voltage		2.2	3.6	V
V _{BAT}	Backup operating voltage		1.65	3.6	V
		WLCSP66			
P _D	Power dissipation at $T_A = 85$ °C for suffix 6 or $T_A = 10$	LQFP100		434	mW
r _D	105 °C for suffix 7 ⁽³⁾	LQFP64		444	11100
		LQFP48		364	
	Ambient temperature for 6	Maximum power dissipation	-40	85	°C
TA	suffix version	Low power dissipation ⁽⁴⁾	-40	105	O
IA	Ambient temperature for 7	Maximum power dissipation	-40	105	°C
	suffix version	Low power dissipation ⁽⁴⁾	-40	125	
TJ	Junction temperature range	6 suffix version	-40	105	°C
10	Tourion temperature range	7 suffix version	-40	125	0

^{1.} TBD stands for "to be defined".

^{2.} When the ADC is used, refer to *Table 56: ADC characteristics*.

^{3.} If T_A is lower, higher P_D values are allowed as long as T_J does not exceed T_{Jmax} (see *Table 16: Thermal characteristics*).

^{4.} In low power dissipation state, T_A can be extended to this range as long as T_J does not exceed T_{Jmax} (see *Table 16: Thermal characteristics*).

5.3.2 Operating conditions at power-up / power-down

The parameters given in *Table 18* are derived from tests performed under the ambient temperature condition summarized in *Table 17*.

Table 18. Operating conditions at power-up / power-down⁽¹⁾

Symbol	Parameter	Conditions	Min	Max	Unit
+	V _{DD} rise time rate		0		
t _{VDD}	V _{DD} fall time rate		20		us/V
+	V _{DDA} rise time rate		0		μ5/ ν
^t VDDA	V _{DDA} fall time rate		20		

^{1.} TBD stands for "to be defined".

5.3.3 Embedded reset and power control block characteristics

The parameters given in *Table 19* are derived from tests performed under ambient temperature and V_{DD} supply voltage conditions summarized in *Table 17*.

Table 19. Embedded reset and power control block characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{POR/PDR} ⁽¹⁾	Power on/power down	Falling edge	1.8 ⁽²⁾	1.88	1.96	V
VPOR/PDR`	reset threshold	Rising edge	1.84	1.92	2.0	V
V _{PDRhyst} ⁽¹⁾	PDR hysteresis			40		mV
t _{RSTTEMPO} (3)	Reset temporization		1.5	2.5	4.5	ms

^{1.} The PDR detector monitors V_{DD} and also V_{DDA} (if kept enabled in the option bytes). The POR detector monitors only V_{DD} .

^{2.} The product behavior is guaranteed by design down to the minimum $V_{\mbox{\scriptsize POR/PDR}}$ value.

^{3.} Guaranteed by design, not tested in production.

Table 20. Programmable voltage detector characteristics

Symbol	Parameter	Conditions	Min ⁽¹⁾	Тур	Max ⁽¹⁾	Unit
V	PVD threshold 0	Rising edge	2.1	2.18	2.26	V
V _{PVD0}	PVD tillesiloid 0	Falling edge	2	2.08	2.16	V
V	PVD threshold 1	Rising edge	2.19	2.28	2.37	٧
V _{PVD1}	PVD tillesiloid i	Falling edge	2.09	2.18	2.27	V
V	PVD threshold 2	Rising edge	2.28	2.38	2.48	V
V _{PVD2}	PVD tillesiloid 2	Falling edge	2.18	2.28	2.38	V
V	PVD threshold 3	Rising edge	2.38	2.48	2.58	V
V _{PVD3}	PVD tillesiloid 3	Falling edge	2.28	2.38	2.48	V
V	PVD threshold 4	Rising edge	2.47	2.58	2.69	V
V _{PVD4}	PVD tillesiloid 4	Falling edge	2.37	2.48	2.59	V
V	PVD threshold 5	Rising edge	2.57	2.68	2.79	V
V _{PVD5}	PVD tillesiloid 5	Falling edge	2.47	2.58	2.69	V
V	PVD threshold 6	Rising edge	2.66	2.78	2.9	V
V _{PVD6}	PVD tillesiloid 6	Falling edge	2.56	2.68	2.8	V
V	PVD threshold 7	Rising edge	2.76	2.88	3	V
V _{PVD7}	F VD tillesiloid /	Falling edge	2.66	2.78	2.9	V
V _{PVDhyst} ⁽²⁾	PVD hysteresis			100		mV
IDD(PVD)	PVD current consumption			0.15	0.26	μΑ

^{1.} Data based on characterization results only, not tested in production.

^{2.} Guaranteed by design, not tested in production.

5.3.4 Embedded reference voltage

The parameters given in *Table 21* are derived from tests performed under ambient temperature and V_{DD} supply voltage conditions summarized in *Table 17*.

Table 21. Embedded internal reference voltage

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{REFINT}	Internal reference voltage	-40 °C < T _A < +105 °C	1.18	1.21	1.24	٧
T _{S_vrefint} (1)	ADC sampling time when reading the internal reference voltage		10	-	-	μs
V _{REFINT_s} ⁽²⁾	Internal reference voltage spread over the temperature range	V _{DD} = 3 V	-		10	mV
T _{Coeff} ⁽²⁾	Temperature coefficient		-		100	ppm/°C
t _{START} (2)	Startup time		ı	6	10	μs

^{1.} Shortest sampling time can be determined in the application by multiple iterations.

5.3.5 Supply current characteristics

The current consumption is a function of several parameters and factors such as the operating voltage, ambient temperature, I/O pin loading, device software configuration, operating frequencies, I/O pin switching rate, program location in memory and executed binary code.

The current consumption is measured as described in *Figure 9: Current consumption measurement scheme*.

All Run-mode current consumption measurements given in this section are performed with a reduced code that gives a consumption equivalent to CoreMark x.x code.

Typical and maximum current consumption

The MCU is placed under the following conditions:

- All I/O pins are in input mode with a static value at V_{DD} or V_{SS} (no load)
- All peripherals are disabled except when explicitly mentioned
- The Flash memory access time is adjusted to the f_{HCLK} frequency (0 wait state from 0 to 24 MHz, 1 wait state from 24 to 48 MHz and 2 wait states from 48 MHz to 72 MHz)
- Prefetch in ON (reminder: this bit must be set before clock setting and bus prescaling)
- When the peripherals are enabled $f_{APB1} = f_{AHB}/2$, $f_{APB2} = f_{AHB}$

The parameters given in *Table 22* to *Table 33* are derived from tests performed under ambient temperature and supply voltage conditions summarized in *Table 17*.

^{2.} Guaranteed by design, not tested in production.

Table 22. Typical and maximum current consumption from V_{DD} supply at V_{DD} = 3.6 V

		and maxim			l periphe				periphe			
Symbol	Parameter	Conditions	f _{HCLK}	Turn	М	ax @ T _/	A ⁽¹⁾	Time	М	ax @ T _A	(1)	Unit
				Тур	25 °C	85 °C	105 °C	Тур	25 °C	85 °C	105 °C	
			72 MHz	65				39				
			64 MHz									
		External	48 MHz	45								
		clock (HSE	32 MHz									
	Supply current in	bypass)	24 MHz	25								
	Run mode,		8 MHz	8.8								
	code executing		1 MHz									
	from Flash Internal		64 MHz	58				35				
		Internal clock (HSI)	48 MHz	45				27				
			32 MHz									
			24 MHz	26				15				
١,			8 MHz	8.5				5.3				mA
I _{DD}			72 MHz	62								mA
			64 MHz									
		External	48 MHz									
		clock (HSE	32 MHz									
	Supply current in	bypass)	24 MHz									
	Run mode,		8 MHz									
	code executing from RAM		1 MHz									
		_	64 MHz	56								
			48 MHz	43								
		Internal	32 MHz									
		olock (FIOI)	24 MHz									
			8 MHz									

Table 22. Typical and maximum current consumption from V_{DD} supply at V_{DD} = 3.6 V

				Al	l periphe	erals en	abled	All	periphe	rals dis	abled	
Symbol	Parameter	Conditions	f _{HCLK}	T	М	Max @ T _A ⁽¹⁾			М	ax @ T _A	(1)	Unit
					Тур	25 °C	85 °C	105 °C	Тур	25 °C	85 °C	105 °C
			72 MHz	40				8.6				
			64 MHz									
		External	48 MHz									
Supply	clock (HSE	32 MHz										
	current in bypass	bypass)	24 MHz									
	Sleep mode,		8 MHz									mA
I _{DD}	code		1 MHz									IIIA
	executing from Flash		64 MHz	35				7				
	or RAM Internal clock (HSI)		48 MHz	27				5.8				
			32 MHz									
		CIOCK (HSI)	24 MHz									
		8 MHz										

^{1.} Data based on characterization results, not tested in production unless otherwise specified.

Table 23. Typical and maximum current consumption from V_{DDA} supply

					V _{DDA}	= 2.4 V			V _{DDA}	= 3.6 V		
Symbol	Parameter	Conditions	f _{HCLK}	Tvn	М	ax @ T,	A ⁽¹⁾	Tvn	М	ax @ T _/	(1)	Unit
				Тур	25 °C	85 °C	105 °C	Тур	25 °C	85 °C	105 °C	
			72 MHz					260				
			64 MHz									
		External	48 MHz					170				
	Supply clock (H	clock (HSE	32 MHz									
	current in Run or	bypass)	24 MHz					92				
	Sleep		8 MHz					2				
I _{DDA}	mode, code		1 MHz									μA
	executing		64 MHz					297				
	from Flash or RAM		48 MHz					240				
	Internal clock (HSI)	32 MHz										
	0.000 (1.101)	24 MHz					162					
			8 MHz					73				

^{1.} Data based on characterization results, not tested in production unless otherwise specified.

Table 24. Typical and maximum V_{DD} consumption in Stop and Standby modes

		rameter Conditions		Ту	o@V _{DD}	(V _{DD} =V	DDA)					
Symbol	Parameter	Conditions	2.0 V	2.4 V	2.7 V	3.0 V	3.3 V	3.6 V	T _A = 25 °C	T _A = 85 °C	T _A = 105 °C	Unit
	Supply	Regulators in run mode, all oscillators OFF						21.9				
I _{DD}	current in Stop mode	Regulators in low-power mode, all oscillators OFF						9.5				μΑ
	Supply current in	LSI ON and IWDG ON						1.73				
	Standby mode	LSI OFF and IWDG OFF						1.23				

Note: V_{DDA} monitoring is OFF and SDADC12_VDD monitoring is OFF

Table 25. Typical and maximum V_{DDA} consumption in Stop and Standby modes

			TIGATITIGHT V DDA			@V _{DD} (Max ⁽¹⁾			
Symbol	Parameter	Conditions		2.0 V	2.4 V	2.7 V	3.0 V	3.3 V	3.6 V	T _A = 25 °C	T _A = 85 °C	T _A = 105 °C	Unit	
	Supply	VDD	Regulator in run mode, all oscillators OFF											
	current in Stop mode	SDAD itoring	Regulator in low-power mode, all oscillators OFF											
	Supply current in Standby mode Supply current in Stop mode Supply current in Stop mode	current in		IWDG ON										
I _{DDA}		V _{DI}	LSI OFF and IWDG OFF						2.71				μΑ	
·DDA		_VDD	Regulator in run mode, all oscillators OFF						1.4				P	
		SDADC- toring Ol	Regulator in low-power mode, all oscillators OFF						1.4					
	Supply current in	V _{DDA} and moni	LSI ON and IWDG ON						2.13					
	Standby mode	IαΛ	LSI OFF and IWDG OFF						1.29					

^{1.} Data based on characterization results and tested in production.

Table 26. Typical and maximum current consumption from V_{BAT} supply

	,,	Conditions		•	Тур @	V _{BA1}	<u>БА</u>	<u> </u>				
Symbol	Parameter		= 1.65 V	= 1.8 V	= 2.4 V	= 2.7 V	= 3.3 V	= 3.6 V	T _A = 25 °C	T _A = 85 °C	T _A = 105 °C	Unit
Backup I _{DD} domain	LSE & RTC ON; "Xtal mode" lower driving capability; LSEDRV[1:0] = '00'											
VBAT	supply current	LSE & RTC ON; "Xtal mode" higher driving capability; LSEDRV[1:0] = '11'										μА

^{1.} Data based on characterization results and tested in production.

Typical current consumption

The MCU is placed under the following conditions:

- V_{DD}=V_{DDA}= SDADC1_SDADC2_VDD = SDADC3_VDD = 3.3 V
- All I/O pins are in analog input configuration
- The Flash access time is adjusted to f_{HCLK} frequency (0 wait states from 0 to 24 MHz, 1 wait state from 24 to 48 MHz and 2 wait states from 48 MHz to 72 MHz)
- Prefetech is ON when the peripherals are enabled, otherwise it is OFF
- When the peripherals are enabled, $f_{APB1} = f_{AHB/2}$, $f_{APB2} = f_{AHB}$
- PLL is used for frequencies greater than 8 MHz
- AHB prescaler of 2, 4, 8 and 16 is used for the frequencies 4 MHz, 2 MHz, 1 MHz and 500 kHz respectively

Table 27. Typical current consumption in Run mode, code with data processing running from Flash

				7	Гур	
Symbol	Parameter	Conditions	f _{HCLK}	Peripherals enabled	Peripherals disabled	Unit
			72 MHz	64.35	38.42	
			64 MHz			
			48 MHz	45.34		
			36 MHz			
			32 MHz			
	Supply current in Run mode from		24 MHz	25.57		А
I _{DD}	V _{DD} supply		16 MHz			mA
			8 MHz	8.91		
			4 MHz			
			2 MHz			
			1 MHz			
			500 kHz			
			72 MHz	250	250	
		Running from HSE crystal clock 8 MHz,	64 MHz			
		code executing from	48 MHz	165		
		Flash	36 MHz			
			32 MHz			
	Supply current in		24 MHz	89		
I _{DDA}	Run mode from V _{DDA} supply		16 MHz			
			8 MHz	1.5		_
			4 MHz			μΑ
			2 MHz			
			1 MHz			
	Supply currents in		500 kHz			
			72 MHz			
ISDADC12 +	Run mode from SDADC1_SDADC2		8 MHz			
ISDADC3	_VDD and SDADC3_VDD (SDADCs are off)		1 MHz			

Table 28. Typical current consumption in Sleep mode, code running from Flash or RAM

				-	Гур	
Symbol	Parameter	Conditions	f _{HCLK}	Peripherals enabled	Peripherals disabled	Unit
			72 MHz	36.7	7.6	
			64 MHz			
			48 MHz			
			32 MHz			
			24 MHz			
	Supply current in		16 MHz			mA
I _{DD}	Sleep mode from V _{DD} supply		8 MHz			IIIA
			4 MHz			
			2 MHz			
			1 MHz			
			500 kHz			
			125 kHz			
		72 MHz	237	237		
		Running from HSE	64 MHz			
		crystal clock 8 MHz, code executing from	48 MHz			
		Flash or RAM	36 MHz			
			32 MHz			
	Supply current in		24 MHz			
I _{DDA}	Sleep mode from		16 MHz			
	V _{DDA} supply		8 MHz			
			4 MHz			μΑ
			2 MHz			
			1 MHz			
			500 kHz			1
			125 kHz			
	Supply currents in		72 MHz			
ISDADC12 +	Sleep mode from SDADC1_SDADC2		8 MHz			
ISDADC3	_VDD and SDADC3_VDD (SDADCs are off)		1 MHz			

I/O system current consumption

The current consumption of the I/O system has two components: static and dynamic.

I/O static current consumption

All the I/Os used as inputs with pull-up generate current consumption when the pin is externally held low. The value of this current consumption can be simply computed by using the pull-up/pull-down resistors values given in *Table 44: I/O static characteristics*.

For the output pins, any external pull-down or external load must also be considered to estimate the current consumption.

Additional I/O current consumption is due to I/Os configured as inputs if an intermediate voltage level is externally applied. This current consumption is caused by the input Schmitt trigger circuits used to discriminate the input value. Unless this specific configuration is required by the application, this supply current consumption can be avoided by configuring these I/Os in analog mode. This is notably the case of ADC and SDADC input pins which should be configured as analog inputs.

Caution:

Any floating input pin can also settle to an intermediate voltage level or switch inadvertently, as a result of external electromagnetic noise. To avoid current consumption related to floating pins, they must either be configured in analog mode, or forced internally to a definite digital value. This can be done either by using pull-up/down resistors or by configuring the pins in output mode.

I/O dynamic current consumption

In addition to the internal peripheral current consumption measured previously (see *Table 34: Peripheral current consumption*), the I/Os used by an application also contribute to the current consumption. When an I/O pin switches, it uses the current from the MCU supply voltage to supply the I/O pin circuitry and to charge/discharge the capacitive load (internal or external) connected to the pin:

$$I_{SW} = V_{DD} \times f_{SW} \times C$$

where

I_{SW} is the current sunk by a switching I/O to charge/discharge the capacitive load

 V_{DD} is the MCU supply voltage

f_{SW} is the I/O switching frequency

C is the total capacitance seen by the I/O pin: $C = C_{INT} + C_{EXT}$

The test pin is configured in push-pull output mode and is toggled by software at a fixed

The test pin is configured in push-pull output mode and is toggled by software at a fixed frequency.

On-chip peripheral current consumption

The current consumption of the on-chip peripherals is given in *Table 34*. The MCU is placed under the following conditions:

- all I/O pins are in input mode with a static value at V_{DD} or V_{SS} (no load)
- all peripherals are disabled unless otherwise mentioned
- the given value is calculated by measuring the current consumption
 - with all peripherals clocked off
 - with only one peripheral clocked on
- ambient operating temperature and V_{DD} supply voltage conditions summarized in Table 14

5.3.6 External clock source characteristics

High-speed external user clock generated from an external source

In bypass mode the HSE oscillator is switched off and the input pin is a standard GPIO.


The external clock signal has to respect the I/O characteristics in *Section 5.3.13*. However, the recommended clock input waveform is shown in *Figure 10*.

Table 29. High-speed external user clock characteristics

Symbol	Parameter ⁽¹⁾	Conditions	Min	Тур	Max	Unit
f _{HSE_ext}	User external clock source frequency		1	8	32	MHz
V _{HSEH}	OSC_IN input pin high level voltage		0.7V _{DD}		V_{DD}	V
V _{HSEL}	OSC_IN input pin low level voltage		V_{SS}		0.3V _{DD}	V
t _{w(HSEH)} t _{w(HSEL)}	OSC_IN high or low time		15			ns
t _{r(HSE)}	OSC_IN rise or fall time				20	113

^{1.} Guaranteed by design, not tested in production.

Figure 10. High-speed external clock source AC timing diagram



Low-speed external user clock generated from an external source

In bypass mode the LSE oscillator is switched off and the input pin is a standard GPIO.


The external clock signal has to respect the I/O characteristics in *Section 5.3.13*. However, the recommended clock input waveform is shown in *Figure 11*.

Table 30. Low-speed external user clock characteristics

Symbol	Parameter ⁽¹⁾	Conditions	Min	Тур	Max	Unit
f _{LSE_ext}	User External clock source frequency			32.768	1000	kHz
V _{LSEH}	OSC32_IN input pin high level voltage		0.7V _{DD}		V_{DD}	٧
V _{LSEL}	OSC32_IN input pin low level voltage		V _{SS}		0.3V _{DD}	V
t _{w(LSEH)}	OSC32_IN high or low time		450			ne
t _{r(LSE)}	OSC32_IN rise or fall time				50	ns

^{1.} Guaranteed by design, not tested in production.

Figure 11. Low-speed external clock source AC timing diagram



High-speed external clock generated from a crystal/ceramic resonator

The high-speed external (HSE) clock can be supplied with a 4 to 32 MHz crystal/ceramic resonator oscillator. All the information given in this paragraph are based on design simulation results obtained with typical external components specified in *Table 31*. In the application, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion and startup stabilization time. Refer to the crystal resonator manufacturer for more details on the resonator characteristics (frequency, package, accuracy).

Symbol	Parameter	Conditions ⁽¹⁾	Min ⁽²⁾	Тур	Max ⁽²⁾	Unit
f _{OSC_IN}	Oscillator frequency		4	8	32	MHz
R_{F}	Feedback resistor			200		kΩ
		During startup ⁽³⁾			8.5	
		V _{DD} =3.3 V, Rm= 30Ω, CL=10 pF@8 MHz		0.4		
		V _{DD} =3.3 V, Rm= 45Ω, CL=10 pF@8 MHz		0.5		
I _{DD}	HSE current consumption	V _{DD} =3.3 V, Rm= 30Ω, CL=5 pF@32 MHz		0.8		mA
		V _{DD} =3.3 V, Rm= 30Ω, CL=10 pF@32 MHz		1		
		V _{DD} =3.3 V, Rm= 30Ω, CL=20 pF@32 MHz		1.5		
9 _m	Oscillator transconductance	Startup	10			mA/V
t _{SU(HSE)} ⁽⁴⁾	Startup time	V _{DD} is stabilized		2		ms

- 1. Resonator characteristics given by the crystal/ceramic resonator manufacturer.
- 2. Guaranteed by design, not tested in production.
- 3. This consumption level occurs during the first 2/3 of the $t_{SU(HSE)}$ startup time
- 4. t_{SU(HSE)} is the startup time measured from the moment it is enabled (by software) to a stabilized 8 MHz oscillation is reached. This value is measured for a standard crystal resonator and it can vary significantly with the crystal manufacturer

For C_{L1} and C_{L2} , it is recommended to use high-quality external ceramic capacitors in the 5 pF to 20 pF range (typ.), designed for high-frequency applications, and selected to match the requirements of the crystal or resonator (see *Figure 12*). C_{L1} and C_{L2} are usually the same size. The crystal manufacturer typically specifies a load capacitance which is the series combination of C_{L1} and C_{L2} . PCB and MCU pin capacitance must be included (10 pF can be used as a rough estimate of the combined pin and board capacitance) when sizing C_{L1} and C_{L2} .

Note:

For information on electing the crystal, refer to the application note AN2867 "Oscillator design guide for ST microcontrollers" available from the ST website www.st.com.

Resonator with integrated capacitors

OSC_IN

Bias controlled gain

CL2

REXT(1)

OSC_OUT

MS19876V1

Figure 12. Typical application with an 8 MHz crystal

1. R_{EXT} value depends on the crystal characteristics.

Low-speed external clock generated from a crystal resonator

The low-speed external (LSE) clock can be supplied with a 32.768 kHz crystal resonator oscillator. All the information given in this paragraph are based on design simulation results obtained with typical external components specified in *Table 32*. In the application, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion and startup stabilization time. Refer to the crystal resonator manufacturer for more details on the resonator characteristics (frequency, package, accuracy).

Table 32. LSE oscillator characteristics ($f_{LSE} = 32.768 \text{ kHz}$)

Symbol	Parameter	Conditions ⁽¹⁾	Min ⁽²⁾	Тур	Max ⁽²⁾	Unit
		LSEDRV[1:0]=00 lower driving capability		0.5	0.9	
	LCE gurrant consumption	LSEDRV[1:0]= 01 medium low driving capability			1	
I _{DD}	LSE current consumption	LSEDRV[1:0] = 10 medium high driving capability			1.3	μA
		LSEDRV[1:0]=11 higher driving capability			1.6	
		LSEDRV[1:0]=00 lower driving capability	5			
g .	Oscillator	LSEDRV[1:0]= 01 medium low driving capability	8			μ Α /V
9 _m	transconductance	LSEDRV[1:0] = 10 medium high driving capability	15			μΑ/V
		LSEDRV[1:0]=11 higher driving capability	25			
t _{SU(LSE)} (3)	Startup time	V _{DD} is stabilized		2		S

Refer to the note and caution paragraphs below the table, and to the application note AN2867 "Oscillator design guide for ST microcontrollers".

Note: For information on selecting the crystal, refer to the application note AN2867 "Oscillator design guide for ST microcontrollers" available from the ST website www.st.com.

^{2.} Guaranteed by design, not tested in production.

^{3.} t_{SU(LSE)} is the startup time measured from the moment it is enabled (by software) to a stabilized 32.768 kHz oscillation is reached. This value is measured for a standard crystal and it can vary significantly with the crystal manufacturer




Figure 13. Typical application with a 32.768 kHz crystal

Note:

An external resistor is not required between OSC32_IN and OSC32_OUT and it is forbidden to add one.

5.3.7 Internal clock source characteristics

The parameters given in *Table 33* are derived from tests performed under ambient temperature and supply voltage conditions summarized in *Table 17*.

High-speed internal (HSI) RC oscillator

Table 33. HSI oscillator characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{HSI}	Frequency			8		MHz
TRIM	HSI user trimming step				1 ⁽²⁾	%
DuCy _(HSI)	Duty cycle		45 ⁽²⁾		55 ⁽²⁾	%
	Accuracy of the HSI	$T_A = -40$ to 105 °C	-2 ⁽³⁾		2.5 ⁽³⁾	%
400		T _A = -10 to 85 °C	-1.5 ⁽³⁾		2.2 ⁽³⁾	%
ACC _{HSI}	oscillator (factory calibrated)	T _A = 0 to 70 °C	-1.3 ⁽³⁾		2 ⁽³⁾	%
		T _A = 25 °C	-1.1		1.8	%
t _{su(HSI)}	HSI oscillator startup time		1 ⁽³⁾		2 ⁽³⁾	μs
I _{DD(HSI)}	HSI oscillator power consumption			80	100 ⁽³⁾	μΑ

- 1. V_{DDA} =3.3 V, T_{A} = -40 to 105 °C unless otherwise specified.
- 2. Guaranteed by design, not tested in production.
- 3. Data based on characterization results, not tested in production.

Low-speed internal (LSI) RC oscillator

Table 34. LSI oscillator characteristics⁽¹⁾

Symbol	Parameter	Min	Тур	Max	Unit
f _{LSI}	Frequency	30	40	60	kHz
t _{su(LSI)} ⁽²⁾	LSI oscillator startup time			85	μs
I _{DD(LSI)} ⁽²⁾	LSI oscillator power consumption		0.75	1.2	μΑ

^{1.} $V_{DDA} = 3.3 \text{ V}$, $T_A = -40 \text{ to } 105 \,^{\circ}\text{C}$ unless otherwise specified.

Wakeup time from low-power mode

The wakeup times given in is measured on a wakeup phase with a 8-MHz HSI RC oscillator. The clock source used to wake up the device depends from the current operating mode:

- Stop or Standby mode: the clock source is the RC oscillator
- Sleep mode: the clock source is the clock that was set before entering Sleep mode.

All timings are derived from tests performed under ambient temperature and V_{DD} supply voltage conditions summarized in *Table 17*.

Table 35. Low-power mode wakeup timings

Symbol	Parameter	Conditions	Typ @Vod					Max	Unit
			= 2.0 V	= 2.4 V	= 2.7 V	= 3 V	= 3.3 V	IVIAX	Oill
, Wakeup from Stop	Regulator in run mode	5.88				5.43			
^t wustop	mode mode	Regulator in low power mode	9.35				7.26		116
twustandby	Wakeup from Standby mode								μs
t _{WUSLEEP}	Wakeup from Sleep mode		3.2	3.2	3.2	3.2	3.2		

5.3.8 PLL characteristics

The parameters given in *Table 36* are derived from tests performed under ambient temperature and supply voltage conditions summarized in *Table 17*.

Table 36. PLL characteristics

Symbol	Parameter		Unit		
Symbol	i didiletei	Min	Тур	Max	Omit
f	PLL input clock ⁽¹⁾	1 ⁽²⁾		24 ⁽²⁾	MHz
^T PLL_IN	PLL input clock duty cycle	40 ⁽²⁾		60 ⁽²⁾	%

^{2.} Guaranteed by design, not tested in production.

300⁽²⁾

Value **Symbol Parameter** Unit Min Тур Max 16⁽²⁾ PLL multiplier output clock 72 MHz f_{PLL_OUT} 200⁽²⁾ PLL lock time μs t_{LOCK}

Table 36. PLL characteristics (continued)

Cycle-to-cycle jitter

5.3.9 Memory characteristics

Jitter

Flash memory

The characteristics are given at $T_A = -40$ to 105 °C unless otherwise specified.

Table 37. Flash memory characteristics

Symbol	Parameter	Conditions	Min	Тур	Max ⁽¹⁾	Unit
t _{prog}	16-bit programming time	$T_A = -40 \text{ to } +105 ^{\circ}\text{C}$	40	52.5	70	μs
t _{ERASE}	Page (1 KB) erase time	$T_A = -40 \text{ to } +105 ^{\circ}\text{C}$	20		40	ms
t _{ME}	Mass erase time	$T_A = -40 \text{ to } +105 ^{\circ}\text{C}$	20		40	ms
	Supply current	Read mode f _{HCLK} = 72 MHz with 2 wait states, V _{DD} = 3.3 V			TBD	mA
I _{DD}		Write mode V _{DD} = 3.3V			TBD	mA
		Erase mode V _{DD} = 3.3V			TBD	mA
		Power-down / Halt mode, V _{DD} = 3.0 to 3.6 V			50	μΑ
V _{prog}	Programming voltage		2		3.6	V

^{1.} Guaranteed by design, not tested in production.

Take care of using the appropriate multiplier factors so as to have PLL input clock values compatible with the range defined by f_{PLL_OUT}.

^{2.} Guaranteed by design, not tested in production.

Table 38. Flash memory endurance and data retention

Oh al	D	O - maliki - ma	Value	11
Symbol	Parameter	Conditions	Min ⁽¹⁾	Unit
N _{END}	Endurance	$T_A = -40$ to +85 °C (6 suffix versions) $T_A = -40$ to +105 °C (7 suffix versions)	10	kcycles
		1 kcycle ⁽²⁾ at T _A = 85 °C	30	
t _{RET}	Data retention	1 kcycle ⁽²⁾ at T _A = 105 °C	10	Years
		10 kcycles ⁽²⁾ at T _A = 55 °C	20	

^{1.} Data based on characterization results, not tested in production.

^{2.} Cycling performed over the whole temperature range.

5.3.10 EMC characteristics

Susceptibility tests are performed on a sample basis during device characterization.

Functional EMS (electromagnetic susceptibility)

While a simple application is executed on the device (toggling 2 LEDs through I/O ports). the device is stressed by two electromagnetic events until a failure occurs. The failure is indicated by the LEDs:

- Electrostatic discharge (ESD) (positive and negative) is applied to all device pins until a functional disturbance occurs. This test is compliant with the IEC 61000-4-2 standard.
- FTB: A Burst of Fast Transient voltage (positive and negative) is applied to V_{DD} and V_{SS} through a 100 pF capacitor, until a functional disturbance occurs. This test is compliant with the IEC 61000-4-4 standard.

A device reset allows normal operations to be resumed.

The test results are given in *Table 39*. They are based on the EMS levels and classes defined in application note AN1709.

Table 39. EMS characteristics

Symbol	Parameter	Conditions	Level/ Class
V _{FESD}	Voltage limits to be applied on any I/O pin to induce a functional disturbance	$V_{DD} = 3.3$ V, LQFP100, $T_A = +25$ °C, $f_{HCLK} = 72$ MHz conforms to IEC 61000-4-2	TBD
V _{EFTB}	Fast transient voltage burst limits to be applied through 100 pF on V _{DD} and V _{SS} pins to induce a functional disturbance	$V_{DD} = 3.3$ V, LQFP100, $T_A = +25$ °C, $f_{HCLK} = 72$ MHz conforms to IEC 61000-4-4	TBD

Designing hardened software to avoid noise problems

EMC characterization and optimization are performed at component level with a typical application environment and simplified MCU software. It should be noted that good EMC performance is highly dependent on the user application and the software in particular.

Therefore it is recommended that the user applies EMC software optimization and prequalification tests in relation with the EMC level requested for his application.

Software recommendations

The software flowchart must include the management of runaway conditions such as:

- Corrupted program counter
- Unexpected reset
- Critical Data corruption (control registers...)

Prequalification trials

Most of the common failures (unexpected reset and program counter corruption) can be reproduced by manually forcing a low state on the NRST pin or the Oscillator pins for 1 second.

To complete these trials, ESD stress can be applied directly on the device, over the range of specification values. When unexpected behavior is detected, the software can be hardened to prevent unrecoverable errors occurring (see application note AN1015).

Electromagnetic Interference (EMI)

The electromagnetic field emitted by the device are monitored while a simple application is executed (toggling 2 LEDs through the I/O ports). This emission test is compliant with IEC 61967-2 standard which specifies the test board and the pin loading.

Table 40. EMI characteristics

Symbol	Parameter	Conditions	Monitored	Max vs. [f	HSE/fHCLK]	Unit
	i didilictor	Conditions	frequency band	8/72 MHz	TBD	Offic
			0.1 to 30 MHz	8	TBD	
c	Peak level	V _{DD} = 3.3V, T _A = 25 °C, LQFP64 package	30 to 130 MHz	31	TBD	dΒμV
S _{EMI}	reak level	compliant with IEC 61967-2	130 MHz to 1GHz	28	TBD	
		01907-2	SAE EMI Level	4	TBD	-

5.3.11 Electrical sensitivity characteristics

Based on three different tests (ESD, LU) using specific measurement methods, the device is stressed in order to determine its performance in terms of electrical sensitivity.

Electrostatic discharge (ESD)

Electrostatic discharges (a positive then a negative pulse separated by 1 second) are applied to the pins of each sample according to each pin combination. The sample size depends on the number of supply pins in the device (3 parts \times (n+1) supply pins). This test conforms to the JESD22-A114/C101 standard.

Table 41. ESD absolute maximum ratings⁽¹⁾

Symbol	Ratings	Conditions	Class	Maximum value ⁽²⁾	Unit
V _{ESD(HBM)}	l ~	T _A = +25 °C, conforming to JESD22-A114	2	TBD	V
V _{ESD(CDM)}	Electrostatic discharge voltage (charge device model)	T _A = +25 °C, conforming to JESD22-C101	II	TBD	V

^{1.} TBD stands for "to be defined".

^{2.} Data based on characterization results, not tested in production.

Static latch-up

Two complementary static tests are required on six parts to assess the latch-up performance:

- A supply overvoltage is applied to each power supply pin
- A current injection is applied to each input, output and configurable I/O pin

These tests are compliant with EIA/JESD 78A IC latch-up standard.

Table 42. Electrical sensitivities⁽¹⁾

Symbol	Parameter	Conditions	Class
LU	Static latch-up class	T _A = +105 °C conforming to JESD78A	TBD

^{1.} TBD stands for "to be defined".

5.3.12 I/O current injection characteristics

As a general rule, current injection to the I/O pins, due to external voltage below V_{SS} or above V_{DD} (for standard, 3 V-capable I/O pins) should be avoided during normal product operation. However, in order to give an indication of the robustness of the microcontroller in cases when abnormal injection accidentally happens, susceptibility tests are performed on a sample basis during device characterization.

Functional susceptibility to I/O current injection

While a simple application is executed on the device, the device is stressed by injecting current into the I/O pins programmed in floating input mode. While current is injected into the I/O pin, one at a time, the device is checked for functional failures.

The failure is indicated by an out of range parameter: ADC error above a certain limit (>5 LSB TUE), out of spec current injection on adjacent pins or other functional failure (for example reset, oscillator frequency deviation).

The test results are given in Table 43

Table 43. I/O current injection susceptibility⁽¹⁾

Symbol		Functional s		
	Description	Negative injection	Positive injection	Unit
	Injected current on OSC_IN32, OSC_OUT32, PA4, PA5, PC13	TBD	TBD	
	Injected current on all FT pins	TBD	TBD	_
I _{INJ}	Injected current on all FTf pins	TBD	TBD	mA
	Injected current on all TTa pins	TBD	TBD	
	Injected current on any other pin	TBD	TBD	

^{1.} TBD stands for "to be defined".

5.3.13 I/O port characteristics

General input/output characteristics

Unless otherwise specified, the parameters given in *Table 44* are derived from tests performed under the conditions summarized in *Table 17*. All I/Os are CMOS and TTL compliant.

Table 44. I/O static characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
	Standard I/O input low level voltage		-0.3		0.3V _{DD} +0.07	
V _{IL}	TTa I/O input low level voltage		-0.3		0.3V _{DD} +0.07	
	FT and FTf ⁽¹⁾ I/O input low level voltage		-0.3		0.475V _{DD} -0.2	
	Standard I/O input high level voltage		0.445V _{DD} +0.398		V _{DD} +0.3	V
V _{IH}	TTa I/O input high level voltage		0.445V _{DD} +0.398		V _{DD} +0.3	
	FT and FTf ⁽¹⁾ I/O input high level voltage		0.5V _{DD} +0.2		5.5	
V _{hys}	Standard I/O Schmitt trigger voltage hysteresis ⁽²⁾		200			
	TTa I/O Schmitt trigger voltage hysteresis ⁽²⁾		200			mV
	FT and FTf I/O Schmitt trigger voltage hysteresis ⁽²⁾		100			
		$V_{SS} \le V_{IN} \le V_{DD}$ I/O TC, FT and FTf			±0.1	
		$\begin{array}{c} V_{SS} \leq V_{IN} \leq V_{DD} \\ 2 \ V \leq V_{DD} \leq V_{DDA} \leq 3.6 \ V \\ \text{I/O TTa used in digital} \\ \text{mode} \end{array}$			±0.1	
	(3)	V _{IN} = 5 V I/O FT and FTf			10	
I _{lkg}	Input leakage current (3)	V_{IN} = 3.6 V, 2 V \leq V $_{DD}$ \leq V $_{IN}$ V $_{DDA}$ = 3.6 V I/O TTa used in digital mode			1	μΑ
		$\begin{array}{c} V_{SS} \leq V_{IN} \leq V_{DDA} \\ 2 \ V \leq V_{DD} \leq V_{DDA} \leq 3.6 \ V \\ \text{I/O TTa used in analog} \\ \text{mode} \end{array}$			±0.2	

		,				
Symbol	Parameter	Conditions	Min	Тур	Max	Unit
R _{PU}	Weak pull-up equivalent resistor ⁽⁴⁾	$V_{IN} = V_{SS}$	30	40	50	kΩ
R _{PD}	Weak pull-down equivalent resistor ⁽⁴⁾	$V_{IN} = V_{DD}$	30	40	50	kΩ
C _{IO}	I/O pin capacitance			5		pF

Table 44. I/O static characteristics (continued)

- 1. To sustain a voltage higher than $V_{DD}+0.3$ the internal pull-up/pull-down resistors must be disabled.
- 2. Hysteresis voltage between Schmitt trigger switching levels. Data based on characterization, not tested in production.
- 3. Leakage could be higher than max. if negative current is injected on adjacent pins.
- 4. Pull-up and pull-down resistors are designed with a true resistance in series with a switchable PMOS/NMOS. This MOS/NMOS contribution to the series resistance is minimum (~10% order).

Note:

I/O pins are powered from V_{DD} voltage except pins which can be used as SDADC inputs:

- PB0 to PB2, PB10, and PE7 to PE15 I/O pins are powered from SDADC1_SDADC2_VDD
- PB14 to PB15 and PD8 to PD15 I/O pins are powered from SDADC3_VDD. All I/O pin ground is internally connected to V_{SS}

 V_{DD} mentioned in the Table 44. represents power voltage for given I/O pin (V_{DD} or SDADC1_SDADC2_VDD or SDADC3_VDD).

All I/Os are CMOS and TTL compliant (no software configuration required). Their characteristics cover more than the strict CMOS-technology or TTL parameters. The coverage of these requirements is shown in *Figure 14* and *Figure 15* for standard I/Os, and in *Figure 16* and *Figure 17* for 5 V tolerant I/Os.

Figure 14. TC and TTa I/O input characteristics - CMOS port





Figure 15. TC and TTa I/O input characteristics - TTL port



MS30257V1

2.0

CMOS standard requirements V_{IH min} = 0.7V_{DD}

Input range not guaranteed

CMOS standard requirements V_{ILmax} = 0.3V_{DD}

CMOS standard requirements V_{ILmax} = 0.3V_{DD}


V_{DD} (V)

2.0

3.6

Figure 16. Five volt tolerant (FT and FTf) I/O input characteristics - CMOS port





Output driving current

The GPIOs (general purpose input/outputs) can sink or source up to +/-8 mA, and sink or source up to +/- 20 mA (with a relaxed V_{OL}/V_{OH}).

In the user application, the number of I/O pins which can drive current must be limited to respect the absolute maximum rating specified in *Section 5.2*:

- The sum of the currents sourced by all the I/Os on V_{DD}, plus the maximum Run consumption of the MCU sourced on V_{DD}, cannot exceed the absolute maximum rating I_{VDD} (see *Table 15*).
- The sum of the currents sunk by all the I/Os on V_{SS} plus the maximum Run consumption of the MCU sunk on V_{SS} cannot exceed the absolute maximum rating I_{VSS} (see *Table 15*).

Output voltage levels

Unless otherwise specified, the parameters given in *Table 45* are derived from tests performed under ambient temperature and V_{DD} supply voltage conditions summarized in *Table 17*. All I/Os are CMOS and TTL compliant (FT, TTa or TC unless otherwise specified).

Table 45. Output voltage characteristics

		Cond	itions			
Symbol	Parameter	STM32F37xVx	STM32F37xCx, STM32F37xRx	Min	Max	Unit
V _{OL} ⁽¹⁾	Output low level voltage for an I/O pin when 8 pins are sunk at same time	CMOS port ⁽²⁾	CMOS port ⁽²⁾ $I_{IO} = +8 \text{ mA}$ 2.7 V < V _{DD} < 3.6 V		0.4	V
V _{OH} ⁽³⁾	Output high level voltage for an I/O pin when 8 pins are sourced at same time	I _{IO} = +8 mA 2.7 V < V _{DD} < 3.6 V	CMOS port ⁽²⁾ $I_{IO} = +4 \text{ mA}$ 2.7 V < V _{DD} < 3.6 V	V _{DD} -0.4		V
V _{OL} ⁽¹⁾	Output low level voltage for an I/O pin when 8 pins are sunk at same time	TTL port ⁽²⁾	TTL port ⁽²⁾ $I_{IO} = + 8 \text{ mA}$ 2.7 V < V_{DD} < 3.6 V		0.4	V
V _{OH} ⁽³⁾	Output high level voltage for an I/O pin when 8 pins are sourced at same time	2.7 V < V _{DD} < 3.6 V	TTL port ⁽²⁾ $I_{IO} = + 4 \text{ mA}$ 2.7 V < V_{DD} < 3.6 V	2.3		V
V _{OL} ⁽¹⁾⁽⁴⁾	Output low level voltage for a TTL pin when 8 pins are sunk at same time	I _{IO} = +20 mA	I _{IO} = +20 mA 2.7 V < V _{DD} < 3.6 V		1.3	V
V _{OH} ⁽³⁾⁽⁴⁾	Output high level voltage for an I/O pin when 8 pins are sourced at same time	2.7 V < V _{DD} < 3.6 V	I _{IO} = +10 mA 2.7 V < V _{DD} < 3.6 V	V _{DD} -1.3		v

Table 45. Output voltage characteristics (continued)

		Cond				
Symbol	Parameter	STM32F37xVx	STM32F37xCx, STM32F37xRx	Min	Max	Unit
V _{OL} ⁽¹⁾⁽⁴⁾	Output low level voltage for an I/O pin when 8 pins are sunk at same time	I _{IO} = +6 mA	I _{IO} = +5 mA		0.4	V
V _{OH} ⁽³⁾⁽⁴⁾	Output high level voltage for an I/O pin when 8 pins are sourced at same time	2 V < V _{DD} < 2.7 V	2 V < V _{DD} < 2.7 V	V _{DD} -0.4		V
V _{OLFM+}	Output low level voltage for a FTf I/O pins in FM+ mode	I _{IO} = +20 mA 2 V < V _{DD} < 3.6 V	I _{IO} = +20 mA 2 V < V _{DD} < 3.6 V		0.4	V

^{1.} The $I_{|O}$ current sunk by the device must always respect the absolute maximum rating specified in *Table 15* and the sum of $I_{|O|}$ (I/O ports and control pins) must not exceed I_{VSS} .

Note:

I/O pins are powered from V_{DD} voltage except pins which can be used as SDADC inputs:

- PB0 to PB2, PB10, and PE7 to PE15 I/O pins are powered from SDADC1_SDADC2_VDD
- PB14 to PB15 and PD8 to PD15 I/O pins are powered from SDADC3_VDD. All I/O pin ground is internally connected to V_{SS}

 V_{DD} mentioned in the Table 45. represents power voltage for given I/O pin (V_{DD} or SDADC1_SDADC2_VDD or SDADC3_VDD).

^{2.} TTL and CMOS outputs are compatible with JEDEC standards JESD36 and JESD52.

The I_{IO} current sourced by the device must always respect the absolute maximum rating specified in *Table 15* and the sum of I_{IO} (I/O ports and control pins) must not exceed I_{VDD}.

^{4.} Data based on characterization results, not tested in production.

Input/output AC characteristics

The definition and values of input/output AC characteristics are given in *Figure 18* and *Table 46*, respectively.

Unless otherwise specified, the parameters given are derived from tests performed under ambient temperature and V_{DD} supply voltage conditions summarized in *Table 17*.

Table 46. I/O AC characteristics⁽¹⁾

OSPEEDRy [1:0] value ⁽¹⁾	Symbol	Parameter	Conditions	Min	Max	Unit
	f _{max(IO)out}	Maximum frequency ⁽²⁾	$C_L = 50 \text{ pF}, V_{DD} = 2 \text{ V to } 3.6 \text{ V}$		2	MHz
х0	t _{f(IO)out}	Output high to low level fall time	-C _I = 50 pF, V _{DD} = 2 V to 3.6 V		125 ⁽³⁾	ns
	t _{r(IO)out}	Output low to high level rise time	-OL = 30 μr, ν _{DD} = 2 ν to 3.6 ν		125 ⁽³⁾	115
	f _{max(IO)out}	Maximum frequency ⁽²⁾	C _L = 50 pF, V _{DD} = 2 V to 3.6 V		10	MHz
01	t _{f(IO)out}	Output high to low level fall time	C = 50 pE V = 2 V to 2 6 V		25 ⁽³⁾	ns
	t _{r(IO)out}	Output low to high level rise time	$C_L = 50 \text{ pF, V}_{DD} = 2 \text{ V to } 3.6 \text{ V}$		25 ⁽³⁾	115
			C _L = 30 pF, V _{DD} = 2.7 V to 3.6 V		50	MHz
	f _{max(IO)out}	f _{max(IO)out}	Maximum frequency ⁽²⁾	C _L = 50 pF, V _{DD} = 2.7 V to 3.6 V		30
			C _L = 50 pF, V _{DD} = 2 V to 2.7 V		20	MHz
			$C_L = 30 \text{ pF}, V_{DD} = 2.7 \text{ V to } 3.6 \text{ V}$		5 ⁽³⁾	
11	t _{f(IO)out}	Output high to low level fall time	C _L = 50 pF, V _{DD} = 2.7 V to 3.6 V		8 ⁽³⁾	
			$C_L = 50 \text{ pF}, V_{DD} = 2 \text{ V to } 2.7 \text{ V}$		12 ⁽³⁾	ns
			C _L = 30 pF, V _{DD} = 2.7 V to 3.6 V		5 ⁽³⁾	115
	t _{r(IO)out}	Output low to high level rise time	C _L = 50 pF, V _{DD} = 2.7 V to 3.6 V		8 ⁽³⁾	
			C _L = 50 pF, V _{DD} = 2 V to 2.7 V		12 ⁽³⁾	
	f _{max(IO)out}	Maximum frequency ⁽²⁾	TBD		TBD	MHz
FM+ configuration	t _{f(IO)out}	Output high to low level fall time	TBD		TBD	nc
(4)	t _{r(IO)out}	Output low to high level rise time	TBD		TBD	ns
	t _{EXTIpw}	Pulse width of external signals detected by the EXTI controller		10		ns

The I/O speed is configured using the OSPEEDRx[1:0] bits. Refer to the RM0091 reference manual for a description of GPIO Port configuration register.

^{2.} The maximum frequency is defined in Figure 18.

^{3.} Guaranteed by design, not tested in production.

^{4.} The I/O speed configuration is bypassed in FM+ I/O mode. Refer to the STM32F05xxx reference manual RM0091 for a description of FM+ I/O mode configuration.




Figure 18. I/O AC characteristics definition

5.3.14 NRST pin characteristics

The NRST pin input driver uses CMOS technology. It is connected to a permanent pull-up resistor, R_{PU} (see *Table 44*).

Unless otherwise specified, the parameters given in *Table 47* are derived from tests performed under ambient temperature and V_{DD} supply voltage conditions summarized in *Table 17*.

Table 47. NRST pin characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{IL(NRST)} ⁽¹⁾	NRST Input low level voltage		-0.5		0.8	V
V _{IH(NRST)} ⁽¹⁾	NRST Input high level voltage		2		V _{DD} +0.5	V
V _{hys(NRST)}	NRST Schmitt trigger voltage hysteresis			200		mV
R _{PU}	Weak pull-up equivalent resistor(2)	$V_{IN} = V_{SS}$	30	40	50	kΩ
V _{F(NRST)} ⁽¹⁾	NRST Input filtered pulse				100	ns
V _{NF(NRST)} ⁽¹⁾	NRST Input not filtered pulse		300			ns

^{1.} Guaranteed by design, not tested in production.

^{2.} The pull-up is designed with a true resistance in series with a switchable PMOS. This PMOS contribution to the series resistance must be minimum (~10% order).

External reset circuit(1)

NRST(2)

RPU

Filter

MS19878V1

Figure 19. Recommended NRST pin protection

- 1. The reset network protects the device against parasitic resets.
- 2. The user must ensure that the level on the NRST pin can go below the V_{IL(NRST)} max level specified in *Table 47*. Otherwise the reset will not be taken into account by the device.

5.3.15 BOOT0 pin characteristics

The BOOT0 pin input driver does not have a standard CMOS threshold value. The threshold value does not depend on the V_{DD} voltage.

Unless otherwise specified, the parameters given in *Table 49* are derived from tests performed under ambient temperature and V_{DD} supply voltage conditions summarized in *Table 17*.

Table 48. BOOT0 pin characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{IL} (BOOT0)	BOOT0 Input low level voltage				0.4	V
V _{IH} (BOOT0)	BOOT0 Input high level voltage		1.0			V

5.3.16 Timer characteristics

The parameters given in *Table 49* are guaranteed by design.

Refer to *Section 5.3.13: I/O port characteristics* for details on the input/output alternate function characteristics (output compare, input capture, external clock, PWM output).

Table 49. TIMx⁽¹⁾ characteristics

Symbol	Parameter	Conditions	Min	Max	Unit
t(TDA)	Timer resolution time		1		t _{TIMxCLK}
^T res(TIM)	Timer resolution time	f _{TIMxCLK} = 72 MHz	13.9		ns
f	Timer external clock frequency on CH1 to CH4		0	f _{TIMxCLK} /2	MHz
f _{EXT}		f _{TIMxCLK} = 72 MHz	0	24	MHz
Res _{TIM}	Timer resolution	TIMx (except TIM2)		16	bit
I ICSTIM		TIM2		32	DIL
toounten	16-bit counter clock period		1	65536	t _{TIMxCLK}
^t COUNTER	16-bit counter clock period	f _{TIMxCLK} = 72 MHz	0.0139	910	μs

Table 49. TIMx⁽¹⁾ characteristics (continued)

Symbol	Parameter	Conditions	Min	Max	Unit
t _{MAX_COUNT}	Maximum possible count			65536 × 65536	t _{TIMxCLK}
	with 32-bit counter	f _{TIMxCLK} = 72 MHz		59.65	s

TIMx is used as a general term to refer to the TIM2, TIM3, TIM4, TIM5, TIM6, TIM7, TIM12, TIM13, TIM14, TIM15, TIM16, TIM17, TIM18 and TIM19 timers.

Table 50. IWDG min/max timeout period at 40 kHz (LSI) (1)

Prescaler divider	PR[2:0] bits	Min timeout (ms) RL[11:0]= 0x000	Max timeout (ms) RL[11:0]= 0xFFF
/4	0	0.1	409.6
/8	1	0.2	819.2
/16	2	0.4	1638.4
/32	3	0.8	3276.8
/64	4	1.6	6553.6
/128	5	3.2	13107.2
/256	7	6.4	26214.4

These timings are given for a 40 kHz clock but the microcontroller's internal RC frequency can vary from 30 to 60 kHz. Moreover, given an exact RC oscillator frequency, the exact timings still depend on the phasing of the APB interface clock versus the LSI clock so that there is always a full RC period of uncertainty.

Table 51. WWDG min-max timeout value @72 MHz (PCLK)

Prescaler	WDGTB	Min timeout value	Max timeout value
1	0	TBD	TBD
2	1	TBD	TBD
4	2	TBD	TBD
8	3	TBD	TBD

5.3.17 Communications interfaces

I²C interface characteristics

Unless otherwise specified, the parameters given in *Table 52* are derived from tests performed under ambient temperature, f_{PCLK1} frequency and V_{DD} supply voltage conditions summarized in *Table 17*.

The I 2 C interface meets the requirements of the standard I 2 C communication protocol with the following restrictions: the I/O pins SDA and SCL are mapped to are not "true" opendrain. When configured as open-drain, the PMOS connected between the I/O pin and V $_{DD}$ is disabled, but is still present.

The I²C characteristics are described in *Table 52*. Refer also to *Section 5.3.13: I/O port characteristics* for more details on the input/output alternate function characteristics (SDA and SCL).

Table 52. I²C characteristics⁽¹⁾

Symbol	Parameter	Standa	rd mode	Fast m	ode	Fast mod	e Plus	Unit
- Symbol	Parameter	Min	Max	Min	Max	Min	Max	Unit
t _{w(SCLL)}	SCL clock low time	4.7		1.3		0.5		ше
t _{w(SCLH)}	SCL clock high time	4.0		0.6		0.26		μs
t _{su(SDA)}	SDA setup time	250		100		50		
t _{h(SDA)}	SDA data hold time	0 ⁽²⁾	3450 ⁽³⁾	0 ⁽²⁾	900 ⁽³⁾	0 ⁽⁴⁾	450 ⁽³⁾	
t _{r(SDA)} t _{r(SCL)}	SDA and SCL rise time		1000		300		120	ns
t _{f(SDA)}	SDA and SCL fall time		300		300		120	
t _{h(STA)}	Start condition hold time	4.0		0.6		0.26		
t _{su(STA)}	Repeated Start condition setup time	4.7		0.6		0.26		μs
t _{su(STO)}	Stop condition setup time	4.0		0.6		0.26		μS
t _{w(STO:STA)}	Stop to Start condition time (bus free)	4.7		1.3		0.5		μS
C _b	Capacitive load for each bus line		400		400		550	pF

The I2C characteristics are the requirements from I2C bus specification rev03. They are guaranteed by design when I2Cx_TIMING register is correctly programmed (Refer to reference manual). These characteristics are not tested in production.

^{2.} The device must internally provide a hold time of at least 300ns for the SDA signal in order to bridge the undefined region of the falling edge of SCL.

^{3.} The maximum Data hold time has only to be met if the interface does not stretch the low period of SCL signal.


The device must internally provide a hold time of at least 120ns for the SDA signal in order to bridge the undefined region of the falling edge of SCL.

Table 53. I2C analog filter characteristics⁽¹⁾

Symbol	Parameter	Min	Max	Unit
t _{SP}	Pulse width of spikes that are suppressed by the analog filter	50	260	ns

^{1.} Guaranteed by design, not tested in production.

Figure 20. I²C bus AC waveforms and measurement circuit



1. Measurement points are done at CMOS levels: $\rm 0.3V_{DD}$ and $\rm 0.7V_{DD}.$

SPI/I²S characteristics

Unless otherwise specified, the parameters given in *Table 54* for SPI or in *Table 55* for I^2S are derived from tests performed under ambient temperature, f_{PCLKx} frequency and V_{DD} supply voltage conditions summarized in *Table 17*.

Refer to *Section 5.3.13: I/O port characteristics* for more details on the input/output alternate function characteristics (NSS, SCK, MOSI, MISO for SPI and WS, CK, SD for I²S).

Table 54. SPI characteristics

Symbol	Parameter	Conditions	Min	Max	Unit
f _{SCK}	SPI clock frequency	Master mode	TBD	TBD	MHz
1/t _{c(SCK)}	or relock frequency	Slave mode	TBD	TBD	IVIITZ
t _{r(SCK)}	SPI clock rise and fall time	Capacitive load: C = 30 pF	TBD	TBD	ns
DuCy(SCK)	SPI slave input clock duty cycle	Slave mode	TBD	TBD	%
t _{su(NSS)} ⁽¹⁾	NSS setup time	Slave mode	TBD	TBD	
t _{h(NSS)} ⁽¹⁾	NSS hold time	Slave mode	TBD	TBD	
t _{w(SCKH)} (1) t _{w(SCKL)} (1)	SCK high and low time	Master mode, f _{PCLK} = 36 MHz, presc = 4	TBD	TBD	
	Data input actus time	Master mode	TBD	TBD	
t _{su(MI)} (1) t _{su(SI)} (1)	Data input setup time	Slave mode	TBD	TBD	
t _{h(MI)} (1)	Data input hold time	Master mode	TBD	TBD	
t _{h(SI)} ⁽¹⁾	Data input hold time	Slave mode	TBD	TBD	ns
t _{a(SO)} ⁽¹⁾⁽²⁾	Data output access time	Slave mode, f _{PCLK} = 20 MHz	TBD	TBD	
t _{dis(SO)} (1)(3)	Data output disable time	Slave mode	TBD	TBD	
t _{v(SO)} (1)	Data output valid time	Slave mode (after enable edge)	TBD	TBD	
t _{v(MO)} ⁽¹⁾	Data output valid time Master mode (after enable edge)		TBD	TBD	
t _{h(SO)} ⁽¹⁾	Data output hold time	Slave mode (after enable edge)	TBD	TBD	
t _{h(MO)} ⁽¹⁾	Data output noid time	Master mode (after enable edge)	TBD	TBD	

^{1.} Data based on characterization results, not tested in production.

^{2.} Min time is for the minimum time to drive the output and the max time is for the maximum time to validate the data.

^{3.} Min time is for the minimum time to invalidate the output and the max time is for the maximum time to put the data in Hi-Z.






Figure 21. SPI timing diagram - slave mode and CPHA = 0





1. Measurement points are done at CMOS levels: $0.3V_{DD}$ and $0.7V_{DD}$.

Figure 23. SPI timing diagram - master mode⁽¹⁾



^{1.} Measurement points are done at CMOS levels: $0.3V_{\rm DD}$ and $0.7V_{\rm DD}$.

Table 55. I²S characteristics

Symbol	Parameter	Conditions	Min	Max	Unit
DuCy(SCK)	I2S slave input clock duty cycle	Slave mode	TBD	TBD	%
f _{CK} 1/t _{c(CK)}	I ² S clock frequency	Master mode (data: 16 bits, Audio frequency = 48 kHz)	TBD	TBD	MHz
	·	Slave mode	TBD	TBD	

Table 55. I²S characteristics (continued)

Symbol	Parameter	Conditions	Min	Max	Unit
t _{r(CK)}	I ² S clock rise and fall time	Capacitive load C _L = 50 pF	TBD	TBD	
t _{v(WS)} (1)	WS valid time	Master mode	TBD	TBD	
t _{h(WS)} (1)	WS hold time	Master mode	TBD	TBD	
t _{su(WS)} (1)	WS setup time	Slave mode	TBD	TBD	
t _{h(WS)} (1)	WS hold time	Slave mode	TBD	TBD	
t _{w(CKH)} (1)	CV high and law time	Master f _{PCLK} = 16 MHz, audio	TBD	TBD	
t _{w(CKL)} (1)	CK high and low time	frequency = 48 kHz	TBD	TBD	
t _{su(SD_MR)} (1)	Data input setup time	Master receiver	TBD	TBD	
t _{su(SD_SR)} (1)	Data input setup time	Slave receiver	TBD	TBD	ns
t _{h(SD_MR)} (1)(2)	Data in a state and time a	Master receiver	TBD	TBD	
t _{h(SD_SR)} (1)(2)	Data input hold time	Slave receiver	TBD	TBD	
t _{v(SD_ST)} (1)(2)	Data output valid time	Slave transmitter (after enable edge)	TBD	TBD	-
t _{h(SD_ST)} (1)	Data output hold time	Slave transmitter (after enable edge)	TBD	TBD	
t _{v(SD_MT)} (1)(2)	Data output valid time	Master transmitter (after enable edge)	TBD	TBD	
t _{h(SD_MT)} (1)	Data output hold time	Master transmitter (after enable edge)	TBD	TBD	

^{1.} Data based on design simulation and/or characterization results, not tested in production.

^{2.} Depends on f_{PCLK} . For example, if f_{PCLK} =8 MHz, then T_{PCLK} = 1/ f_{PLCLK} =125 ns.




Figure 24. I²S slave timing diagram (Philips protocol)⁽¹⁾

- 1. Measurement points are done at CMOS levels: $0.3 \times V_{DD}$ and $0.7 \times V_{DD}$.
- LSB transmit/receive of the previously transmitted byte. No LSB transmit/receive is sent before the first




Figure 25. I²S master timing diagram (Philips protocol)⁽¹⁾

- Data based on characterization results, not tested in production.
- LSB transmit/receive of the previously transmitted byte. No LSB transmit/receive is sent before the first byte.

5.3.18 12-bit ADC characteristics

Unless otherwise specified, the parameters given in *Table 56* are preliminary values derived from tests performed under ambient temperature, f_{PCLK2} frequency and V_{DDA} supply voltage conditions summarized in *Table 17*.

Note: It is recommended to perform a calibration after each power-up.

Table 56. ADC characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{DDA}	Analog supply voltage for ADC ON		2.4		3.6	V
f _{ADC}	ADC clock frequency		0.6		14	MHz
f _S ⁽¹⁾	Sampling rate		0.05		1	MHz
f _{TRIG} ⁽¹⁾	External trigger frequency	f _{ADC} = 14 MHz			823	kHz
'TRIG`	External trigger frequency				17	1/f _{ADC}
V _{AIN}	Conversion voltage range		0		V_{REF+}	V
R _{AIN} ⁽¹⁾	External input impedance	See Equation 1 and Table 57 for details			50	kΩ
R _{ADC} ⁽¹⁾	Sampling switch resistance				1	kΩ
C _{ADC} ⁽¹⁾	Internal sample and hold capacitor				8	pF
t _{CAL} ⁽¹⁾	Calibration time	f _{ADC} = 14 MHz	5.9	5.9		
'CAL'	Calibration time		83	3		1/f _{ADC}
t _{latr} (1)	Trigger conversion latency	f _{ADC} = 14 MHz			0.143	μs
'latr'	ringger conversion latericy				2	1/f _{ADC}
ts ⁽¹⁾	Sampling time	f _{ADC} = 14 MHz	0.107		17.1	μs
	Sampling time		1.5		239.5	1/f _{ADC}
t _{STAB} ⁽¹⁾	Power-up time		0	0	1	μs
	Total conversion time	$f_{ADC} = 14 \text{ MHz}$	1		18	μs
t _{CONV} ⁽¹⁾	Total conversion time (including sampling time)		14 to 252 (t _S for sa successive approxi		+12.5 for	1/f _{ADC}

^{1.} Guaranteed by design, not tested in production.

$$\begin{aligned} & \textbf{Equation 1: R}_{\textbf{AIN}} \underset{T_{S}}{\text{max formula}} \\ & R_{\textbf{AIN}} < \frac{T_{S}}{f_{\textbf{ADC}} \times C_{\textbf{ADC}} \times \text{In}(2^{N+2})} - R_{\textbf{ADC}} \end{aligned}$$

The formula above (Equation 1) is used to determine the maximum external impedance allowed for an error below 1/4 of LSB. Here N = 12 (from 12-bit resolution).

 R_{AIN} max for $f_{ADC} = 14 \text{ MHz}^{(1)}$ Table 57.


T _s (cycles)	t _S (μs)	R _{AIN} max (kΩ)
1.5	0.11	0.4
7.5	0.54	5.9
13.5	0.96	11.4
28.5	2.04	25.2
41.5	2.96	37.2
55.5	3.96	50
71.5	5.11	50
239.5	17.1	50

^{1.} Guaranteed by design, not tested in production.

ADC accuracy⁽¹⁾⁽²⁾⁽³⁾ Table 58.


Symbol	Parameter	Test conditions	Тур	Max ⁽⁴⁾	Unit
ET	Total unadjusted error		±1.3	±3	
EO	Offset error f _{ADC} = 14 MHz, R _{AIN}		±1	±2	
EG	Gain error	V _{DDA} = 3 V to 3.6 V	±0.5	±1.5	LSB
ED	Differential linearity error	T _A = 25 °C	±0.7	±1	
EL	Integral linearity error		±0.8	±1.5	
ET	Total unadjusted error		±2	±5	
EO	Offset error] f _{ADC} = 14 MHz, R _{AIN} < 10 kΩ,	±1.5	±2.5	
EG	Gain error	V _{DDA} = 2.5 V to 3.6 V	±1.5	±3	LSB
ED	Differential linearity error	$T_A = -40 \text{ to } 105 ^{\circ}\text{C}^{(5)}$	±1	±2	
EL	Integral linearity error		±1.5	±3	

- 1. ADC DC accuracy values are measured after internal calibration.
- ADC accuracy vs. negative injection current: Injecting a negative current on any analog input pins should be avoided as this significantly reduces the accuracy of the conversion being performed on another analog input. It is recommended to add a Schottky diode (pin to ground) to analog pins which may potentially inject negative currents. Any positive injection current within the limits specified for $I_{\text{INJ(PIN)}}$ and $\Sigma I_{\text{INJ(PIN)}}$ in Section 5.3.13 does not affect the ADC accuracy.
- 3. Better performance may be achieved in restricted V_{DDA} , frequency and temperature ranges.
- 4. Data based on characterization results, not tested in production.
- 5. $V_{DDA} = 2.4 \text{ to } 3.6 \text{ V if } T_A = 0 \text{ to } 105 \,^{\circ}\text{C}$



ADC accuracy characteristics

Figure 27. Typical connection diagram using the ADC



- Refer to *Table 56* for the values of R_{AIN}, R_{ADC} and C_{ADC}.
- $C_{parasitic}$ represents the capacitance of the PCB (dependent on soldering and PCB layout quality) plus the pad capacitance (roughly 7 pF). A high $C_{parasitic}$ value will downgrade conversion accuracy. To remedy this, f_{ADC} should be reduced.

General PCB design guidelines

Power supply decoupling should be performed as shown in Figure 8. The 10 nF capacitor should be ceramic (good quality) and it should be placed as close as possible to the chip.

5.3.19 DAC electrical specifications

Table 59. DAC characteristics


Symbol	Parameter	Min	Тур	Max	Unit	Comments
V_{DDA}	Analog supply voltage	2.4	-	3.6	٧	
V _{REF+}	Reference supply voltage	2.4	-	3.6	٧	V _{REF+} must always be below V _{DDA}
V_{SSA}	Ground	0	-	0	٧	
R _{LOAD} ⁽¹⁾	Resistive load with buffer ON	5	-		kΩ	
R _O ⁽¹⁾	Impedance output with buffer OFF	-	-	15	kΩ	When the buffer is OFF, the Minimum resistive load between DAC_OUT and V_{SS} to have a 1% accuracy is 1.5 $M\Omega$
C _{LOAD} ⁽¹⁾	Capacitive load	1	-	50	pF	Maximum capacitive load at DAC_OUT pin (when the buffer is ON).
DAC_OUT	Lower DAC_OUT voltage with buffer ON	0.2	-	-	٧	It gives the maximum output excursion of the DAC. It corresponds to 12-bit input code
DAC_OUT max ⁽¹⁾	Higher DAC_OUT voltage with buffer ON	-	-	V _{DDA} - 0.2	٧	(0x0E0) to (0xF1C) at $V_{REF+} = 3.6 \text{ V}$ and (0x155) and (0xEAB) at $V_{REF+} =$ 2.4 V
DAC_OUT min ⁽¹⁾	Lower DAC_OUT voltage with buffer OFF	-	0.5		mV	It gives the maximum output
DAC_OUT max ⁽¹⁾	Higher DAC_OUT voltage with buffer OFF	-		V _{REF+} – 1LSB	٧	excursion of the DAC.
I _{DDVREF+}	DAC DC current consumption in quiescent mode (Standby mode)	-		220	μΑ	With no load, worst code (0xF1C) at V _{REF+} = 3.6 V in terms of DC consumption on the inputs
	DAC DC current	-		380	μΑ	With no load, middle code (0x800) on the inputs
I _{DDA}	consumption in quiescent mode (Standby mode)	-		480	μΑ	With no load, worst code (0xF1C) at V _{REF+} = 3.6 V in terms of DC consumption on the inputs
DNL ⁽²⁾	Differential non linearity Difference between two	-		±0.5		Given for the DAC in 10-bit configuration
	consecutive code-1LSB)	-		±2		Given for the DAC in 12-bit configuration
	Integral non linearity (difference between	-	-	±1	LSB	Given for the DAC in 10-bit configuration
INL ⁽²⁾	measured value at Code i and the value at Code i on a line drawn between Code 0 and last Code 1023)	-	-	±4		Given for the DAC in 12-bit configuration

Table 59. DAC characteristics (continued)

Symbol	Parameter	Min	Тур	Max	Unit	Comments
	Offset error	-	-	±10	mV	Given for the DAC in 12-bit configuration
Offset ⁽²⁾	(difference between measured value at Code (0x800) and the ideal value =	-	-	±3	LSB	Given for the DAC in 10-bit at V _{REF+} = 3.6 V
	V _{REF+} /2)	-	ı	±12	LSB	Given for the DAC in 12-bit at V _{REF+} = 3.6 V
Gain error ⁽²⁾	Gain error	-	-	±0.5	%	Given for the DAC in 12bit configuration
t _{SETTLING} ⁽²⁾	Settling time (full scale: for a 10-bit input code transition between the lowest and the highest input codes when DAC_OUT reaches final value ±1LSB	-	3	4	μs	$C_{LOAD} \leq 50$ pF, $R_{LOAD} \geq 5$ k Ω
Update rate ⁽²⁾	Max frequency for a correct DAC_OUT change when small variation in the input code (from code i to i+1LSB)	-	-	1	MS/s	$C_{LOAD} \le 50 \text{ pF, } R_{LOAD} \ge 5 \text{ k}\Omega$
t _{WAKEUP} ⁽²⁾	Wakeup time from off state (Setting the ENx bit in the DAC Control register)	-	6.5	10	μs	$C_{LOAD} \leq 50$ pF, $R_{LOAD} \geq 5$ k Ω input code between lowest and highest possible ones.
PSRR+ (1)	Power supply rejection ratio (to V _{DDA}) (static DC measurement	-	-67	-40	dB	No R _{LOAD} , C _{LOAD} = 50 pF

- 1. Guaranteed by design, not tested in production.
- 2. Guaranteed by characterization, not tested in production.

Figure 28. 12-bit buffered /non-buffered DAC



 The DAC integrates an output buffer that can be used to reduce the output impedance and to drive external loads directly without the use of an external operational amplifier. The buffer can be bypassed by configuring the BOFFx bit in the DAC_CR register.

5.3.20 Comparator characteristics

Table 60. Comparator characteristics

Symbol	Parameter	Condition	ons	Min	Тур	Max ⁽¹⁾	Unit
V_{DDA}	Analog supply voltage			2		3.6	
V _{IN}	Comparator input voltage range			0		V_{DDA}	V
V_{BG}	Scaler input voltage				1.2		
V _{SC}	Scaler offset voltage				±5	±10	mV
t _{S_SC}	Scaler startup time from power down					0.1	ms
t _{START}	Comparator startup time	Startup time to reach properties	Startup time to reach propagation delay specification			60	μs
		Ultra-low power mode			2	4.5	
	Propagation delay for 200 mV step with 100 mV overdrive	Low power mode			0.7	1.5	μs
		Medium power mode			0.3	0.6	
		High speed power mode	$V_{DDA} \ge 2.7 \text{ V}$		50	100	ns
		Triigit speed power mode	V_{DDA} < 2.7 V		100	240	115
t _D		Ultra-low power mode			2	7	
	Propagation delay for full	Low power mode			0.7	0.7 2.1	μs
	range step with 100 mV	Medium power mode			0.3	1.2	
	overdrive	High speed power mode	$V_{DDA} \ge 2.7 \text{ V}$		90	180	ns
		Triigit speed power mode	V _{DDA} < 2.7 V		110	300	115
V _{offset}	Comparator offset error				±4	±10	mV
dV _{offset} /dT	Offset error temperature coefficient				18		μV/°C
		Ultra-low power mode			1.2	1.5	
	COMP current	Low power mode			3	5	
I _{DD(COMP)}	consumption	Medium power mode			10	15	μA
		High speed power mode			75	100	

Table 60. Comparator characteristics (continued)

Symbol	Parameter	Conditio	ns	Min	Тур	Max ⁽¹⁾	Unit
		No hysteresis (COMPxHYST[1:0]=00)			0		
		Low hysteresis	High speed power mode	3	8	13	
		(COMPxHYST[1:0]=01)	All other power modes	5	0	10	
V_{hys}	Comparator hysteresis	Medium hysteresis (COMPxHYST[1:0]=10)	High speed power mode	7	15	26	mV
			All other power modes	9	15	19	
		High hysteresis	High speed power mode	18	31	49	
		(COMPxHYST[1:0]=11)	All other power modes	19	31	40	

^{1.} Data based on characterization results, not tested in production.

5.3.21 Temperature sensor characteristics

Table 61. TS characteristics

Symbol	Parameter	Min	Тур	Max	Unit
T _L	V _{SENSE} linearity with temperature		±1	±2	°C
Avg_Slope	Average slope	4.0	4.3	4.6	mV/°C
V ₂₅	Voltage at 25 °C	1.34	1.43	1.52	V
t _{START} ⁽¹⁾	Startup time	4		10	μs
T _{S_temp} ⁽²⁾⁽¹⁾	ADC sampling time when reading the temperature	17.1			μs

^{1.} Guaranteed by design, not tested in production.

5.3.22 V_{BAT} monitoring characteristics

Table 62. V_{BAT} monitoring characteristics

Symbol	Parameter		Тур	Max	Unit
R	Resistor bridge for V _{BAT}	-	50	-	KΩ
Q	Ratio on V _{BAT} measurement	-	2	-	
Er ⁽¹⁾	Error on Q	-1	-	+1	%
T _{S_vbat} ⁽²⁾	ADC sampling time when reading the V _{BAT} 1mV accuracy	5	-	-	μs

^{1.} Guaranteed by design, not tested in production.

^{2.} Shortest sampling time can be determined in the application by multiple iterations.

^{2.} Shortest sampling time can be determined in the application by multiple iterations.

5.3.23 USB characteristics

Table 63. USB startup time

Symbol	(1) LICE transpossings at active times		Unit
t _{STARTUP} ⁽¹⁾	USB transceiver startup time	1	μs

^{1.} Guaranteed by design, not tested in production.

Table 64. USB DC electrical characteristics

Symbol	Parameter Conditions		Min. ⁽¹⁾	Max. ⁽¹⁾	Unit
Input leve	els				
V _{DD}	USB operating voltage ⁽²⁾		3.0 ⁽³⁾	3.6	V
V _{DI} ⁽⁴⁾	Differential input sensitivity	I(USBDP, USBDM)	0.2		
V _{CM} ⁽⁴⁾	Differential common mode range	Includes V _{DI} range	0.8	2.5	٧
V _{SE} ⁽⁴⁾	Single ended receiver threshold		1.3	2.0	
Output le	vels				
V _{OL}	Static output level low	R_L of 1.5 k Ω to 3.6 $V^{(5)}$		0.3	V
V _{OH}	Static output level high	R_L of 15 k Ω to $V_{SS}^{(5)}$	2.8	3.6] '

- 1. All the voltages are measured from the local ground potential.
- 2. To be compliant with the USB 2.0 full-speed electrical specification, the USBDP (D+) pin should be pulled up with a 1.5 k Ω resistor to a 3.0-to-3.6 V voltage range.
- 3. The STM32F3xxx USB functionality is ensured down to 2.7 V but not the full USB electrical characteristics which are degraded in the 2.7-to-3.0 V V_{DD} voltage range.
- 4. Guaranteed by design, not tested in production.
- 5. R_L is the load connected on the USB drivers

Figure 29. USB timings: definition of data signal rise and fall time (to be added)




Table 65. USB: Full-speed electrical characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Max	Unit
Driver characteristics					
t _r	Rise time ⁽²⁾	C _L = 50 pF	4	20	ns
t _f	Fall time ⁽²⁾	C _L = 50 pF	4	20	ns
t _{rfm}	Rise/ fall time matching	t _r /t _f	90	110	%
V _{CRS}	Output signal crossover voltage		1.3	2.0	V

- 1. Guaranteed by design, not tested in production.
- 2. Measured from 10% to 90% of the data signal. For more detailed informations, please refer to USB Specification Chapter 7 (version 2.0).

5.3.24 CAN (controller area network) interface

Refer to *Section 5.3.13: I/O port characteristics* for more details on the input/output alternate function characteristics (CAN_TX and CAN_RX).

5.3.25 SDADC characteristics

Table 66. SDADC characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit	Note
SDADC_	Power	Slow mode (f _{ADC} = 1.5 MHz)	2.2		V_{DDA}	٧	
VDD	supply	Fast mode (f _{ADC} = 6 MHz)	2.4		V_{DDA}	V	
,	SDADC	Slow mode (f _{ADC} = 1.5 MHz)	0.5	1.5	1.65		
f _{ADC}	clock frequency	Fast mode (f _{ADC} = 6 MHz)	0.5	6	6.3	MHz	
V _{REF+}	Positive ref. voltage		1.1		SDADC _VDD	٧	
V _{REF-}	Negative ref. voltage			VSSA		٧	
		Fast mode (f _{ADC} = 6 MHz)		800	1200		
	Supply	Slow mode (f _{ADC} = 1.5 MHz)			600		
I _{SD_} VDD	current (SDADC_V	Standby			200	μΑ	
VDD	DD = 3.3V)	Power down			10		
		SD_ADC off			10		
	Common	Single ended mode (zero reference)	V _{SSA}		V _{REF} / gain	٧	
V _{AIN}	input voltage	Single ended offset mode	V _{SSA}		V _{REF} / gain/2		Voltage on AINP or AINN pin
	range	Differential mode	V _{SSA}		SDADC _VDD		r
V_{DIFF}	Differential input voltage	Differential mode only	V _{REF} /gain/ 2		V _{REF} / gain/2		Differential voltage between AINP and AINN
		Slow mode (f _{ADC} = 1.5 MHz)		4.166			f _{ADC} /360
	Sampling	Slow mode one channel only (f _{ADC} = 1.5 MHz)		12.5		kHz	f _{ADC} /120
f _S	rate	Fast mode multiplexed channel (f _{ADC} = 6 MHz)		16.66		KΠZ	f _{ADC} /360
		Fast mode one channel only (f _{ADC} = 6 MHz)		50			f _{ADC} /120

Table 66. SDADC characteristics (continued)

Symbol	Parameter	Conditions						Тур	Max	Unit	Note
t _{CONV}	Conversion time							1/fs		S	
Rain	Analoginput	One channel, gain = 0.5, f_{ADC} = 1.5 MHz One channel, gain = 0.5, f_{ADC} = 6 MHz						540		kΩ	see reference manual for detailed description
	impedance							135			
		One channel, gain = 8, f _{ADC} = 6 MHz						47			
t _{CALIB}	Calibration time	f _{ADC}	; = 6	MHz, one off	set calibra	ation		5120		μs	30720/f _{ADC}
t _{STAB}	Stabilization time	Fron	n pov	ver down f _{AD}	_C = 6 MHz	2		100		μs	600/f _{ADC} , 75/f _{ADC} if SLOWCK=1
	Wakeup	f _{ADC}	f _{ADC} = 6 MHz					50			300/f _{ADC}
t _{STANDBY}	from standby time	f _{ADC}	; = 1.	5 MHz				50		μs	75/f _{ADC} if SLOWCK=1
			-	f _{ADC} = 1.5 MHz		V _{REF} = 3.3		0	100		after offset calibration
		ode	gain	f _{ADC} = 6		V _{REF} = 1.2		0	110	uV	
		Differential mode	ĵ	MHz	SDADC _VDD = 3.3	V _{REF} = 3.3		0	70		
		erent	~	$f_{ADC} = 6$		V _{REF} = 1.2		0	60		
	Offset error	Diffe	gain =8	MHz		$V_{REF} = 3.3$		0	100		
EO			ga	f _{ADC} = 1.5 MHz		V _{REF} = 3.3		0	90		
		Single ended mode	=1			V _{REF} = 1.2		0	1800		
			gain			V _{REF} = 3.3		0	1800		
			gain =8			V _{REF} = 1.2		0	1500		
		Single				V _{REF} = 3.3		0	1500		
Dvoffsett emp	Offset drift with temperature			al or single e VDD = 3.3 V		le, gain = 1,		10	15	uV/K	
	Gain error	_	gain = 0.5, differential mode, single ended mode			3.6	4.5	5			
EG		gain mod		differential m	node, sing	le ended	3.6	4.5	5		
			gain = 2, differential mode, single ended mode				3.6	4.5	5	%	
			gain = 4, differential mode, single ended mode			le ended	3.6	4.5	5		
		_	ain = 8, differential mode, single ended node					4.5	5		

Table 66. SDADC characteristics (continued)

Symbol	Parameter	Conditions						Тур	Max	Unit	Note		
EGT	Gain drift with temperature	gain = 1, differential mode, single ended mode								ppm/K			
EL	Integral linearity error	ode	1=1		SDADC	V _{REF} = 1.2			16	LSB			
		alm	gain			$V_{REF} = 3.3$			14				
		Differential mode	8= 1			V _{REF} = 1.2			26				
		Diffe	gain =8			V _{REF} = 3.3			14				
		apc	=		_VDD= 3.3	V _{REF} = 1.2			31				
		ğ g	gain		V_{RE}	V _{REF} = 3.3			23				
		ende	8			V _{REF} = 1.2			80				
		Single ended mode	gain :			V _{REF} = 3.3			35				
	Differential linearity error	apo	=			V _{REF} = 1.2			2.3				
		al m	gain		V _{REF} = 3.3			1.8]				
		Differential mode	8=			V _{REF} = 1.2			3.5				
		Diffe	gain		SDADC	V _{REF} = 3.3			2.9				
ED		apc	= 1 = 0de		_VDD= 3.3	V _{REF} = 1.2			2.9	LSB			
		용	gain		3.3	V _{REF} = 3.3			2.8				
			8=			V _{REF} = 1.2			4.1				
						Single	gain =			V _{REF} = 3.3			3.3

Table 66. SDADC characteristics (continued)

Symbol	Parameter			Cond	itions		Min	Тур	Max	Unit	Note
			=1	f _{ADC} = 1.5 MHz		V _{REF} = 3.3 ⁽¹⁾	84	85		dB	
		ode	gain =	f _{ADC} = 6 MHz		V _{REF} = 1.2 ⁽²⁾	86	88			
		ial m		IVITIZ		V _{REF} = 3.3	88	92			
		Differential mode	8=	f _{ADC} = 6 MHz		V _{REF} = 1.2 ⁽²⁾	74	77			
			gain =	IVII IZ	SDADC _VDD = 3.3	V _{REF} = 3.3	82	86			
SNR ⁽³⁾	Signal to noise ratio		Ď	f _{ADC} = 1.5 MHz		V _{REF} = 3.3 ⁽¹⁾	74	80			
		e Se		f _{ADC} = 1.5MHz		V _{REF} = 3.3	78	82			
		Single ended mode	gain =1			V _{REF} = 1.2 ⁽²⁾	74 80				
		end		f _{ADC} = 6		V _{REF} = 3.3	84	88			
		Single	gain =8	MHz		V _{REF} = 1.2 ⁽²⁾	65	70			
			ga			V _{REF} = 3.3	73	77			
	Signal to		=1	f _{ADC} = 1.5 MHz		V _{REF} = 3.3 ⁽¹⁾	76	77		dB	ENOB = SINAD/6.02 -0.292
		Differential mode	=8 gain =	f _{ADC} = 6 MHz		V _{REF} = 1.2 ⁽²⁾	75	76			
				IVII IZ		V _{REF} = 3.3	76	77			
				f _{ADC} = 6 MHz		V _{REF} = 1.2 ⁽²⁾	68	72			
			gain =	IVITZ	SDADC	V _{REF} = 3.3	79	85			
SINAD (3)	noise and distortion		5	f _{ADC} = 1.5 MHz	SDADC _VDD = 3.3	V _{REF} = 3.3 ⁽¹⁾	74	80			
	ratio	e Se		f _{ADC} = 1.5MHz		V _{REF} = 3.3	72	73			
		Single ended mode	gain =1			V _{REF} = 1.2 ⁽²⁾	68	71			
		ende		f _{ADC} = 6 MHz		V _{REF} = 3.3	72	73			
		Single	gain =8			V _{REF} = 1.2 ⁽²⁾	60	64			
						V _{REF} = 3.3	67	70			

Table 66. SDADC characteristics (continued)

Symbol	Parameter			Cond	itions		Min	Тур	Max	Unit	Note
THD ⁽³⁾	Total harmonic distortion		:1	f _{ADC} = 1.5 MHz	SDADC _VDD = 3.3	V _{REF} = 3.3 ⁽¹⁾		-77	-76	dB	
		ode	gain =1	f _{ADC} = 6 MHz		V _{REF} = 1.2 ⁽²⁾		-77	-76		
		ial m		IVITZ		V _{REF} = 3.3		-77	-76		
		Differential mode	gain =8	f _{ADC} = 6		V _{REF} = 1.2 ⁽²⁾		-85	-70		
		О		MHz		V _{REF} = 3.3		-93	-80		
			6	f _{ADC} = 1.5 MHz		V _{REF} = 3.3 ⁽¹⁾		-95	-83		
		Single ended mode	gain =1	f _{ADC} = 6 MHz		V _{REF} = 1.2 ⁽²⁾		-72	-68		
			gaj			V _{REF} = 3.3		-74	-72		
			gain =8			V _{REF} = 1.2 ⁽²⁾		-66	-61		
						V _{REF} = 3.3		-75	-70		
	Total unadjusted error	gain = 0.5, V _{REF} = 3.3 V, Slow mode									
		gain	= 1,	1, SD_VDD = 3.3 V, Slow mode							
ET		gain	= 8,	SD_VDD = 3	3.3 V, Slow	/ mode				LSB	EO+EL+
		gain = 0.5, SD_VDD = 3.3 V, Fast mode									EG
		gain = 1, SD_VDD = 3.3 V, Fast mode									
		gain	= 8,	SD_VDD = 3	3.3 V, Fast	mode					
CMRR	Common mode rejection ratio	gain	= 1,	SD_VDD = 3	3.3 V					dB	

^{1.} For f_{ADC} lower than 5 MHz, there will be a performance degradation of around 2 dB due to flicker noise increase.

^{2.} If the reference value is lower than 2.4 V, there will be a performance degradation proportional to the reference supply drop, according to this formula: $20*log10(V_{REF}/2.4) dB$

SNR, THD, SINAD parameters are valid for frequency bandwidth 20Hz - 1kHz. Input signal frequency is 300Hz (for f_{ADC}=6MHz) and 100Hz (for f_{ADC}=1.5MHz).

Table 67. SDVREF+ pin characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit	Note
V _{REFINT}	Internal reference voltage	Buffered embedded reference voltage (1.2 V)		1.2		V	See Section 5.3.4: Embedded reference voltage on page 56
	Voltage	Embedded reference voltage amplified by factor 1.5		1.8			
C _{SDVREF} ⁽¹⁾	Reference voltage filtering capacitor	V _{SDVREF+} = V _{REFINT}	1000		10000	nF	
R _{SDVERF+}	Reference voltage input impedance	Fast mode (f _{ADC} = 6 MHz)	238			kΩ	See reference manual for detailed
		Slow mode (f _{ADC} = 1.5 MHz)		952		N22	description

If internal reference voltage is selected then this capacitor is charged through internal resistance - typ. 300 ohm. Before next usage of SDADC user firmware must wait for capacitor charging.

6 Package characteristics

6.1 Package mechanical data

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: www.st.com. ECOPACK® is an ST trademark.




Figure 30. UFBGA100 – ultra fine pitch ball grid array, 7 x 7 mm, 0.50 mm pitch, package outline

1. Drawing is not to scale.

Table 68. UFBGA100 – ultra fine pitch ball grid array, 7 x 7 mm, 0.50 mm pitch, package mechanical data

Cumbal	millimeters			inches ⁽¹⁾		
Symbol	Min	Тур	Max	Min	Тур	Max
А	0.46	0.53	0.6	0.0181	0.0209	0.0236
A1	0.06	0.08	0.1	0.0024	0.0031	0.0039
A2	0.4	0.45	0.5	0.0157	0.0177	0.0197
b	0.2	0.25	0.3	0.0079	0.0098	0.0118
D		7			0.2756	
D1		5.5			0.2165	
Е		7			0.2756	
E1		5.5			0.2165	
е		0.5			0.0197	
FD		0.75			0.0295	
FE		0.75			0.0295	

^{1.} Values in inches are converted from mm and rounded to 4 decimal digits.




Figure 31. LQFP100 –14 x 14 mm 100-pin low-profile Figure 32. Recommended footprint⁽¹⁾⁽²⁾ quad flat package outline⁽¹⁾

- 1. Drawing is not to scale.
- 2. Dimensions are in millimeters.


Table 69. LQPF100 – 14 x 14 mm 100-pin low-profile quad flat package mechanical data

Cumbal	millimeters			inches ⁽¹⁾			
Symbol	Min	Тур	Max	Min	Тур	Max	
А			1.60			0.063	
A1	0.05		0.15	0.002		0.0059	
A2	1.35	1.40	1.45	0.0531	0.0551	0.0571	
b	0.17	0.22	0.27	0.0067	0.0087	0.0106	
С	0.09		0.20	0.0035		0.0079	
D	15.80	16.00	16.20	0.622	0.6299	0.6378	
D1	13.80	14.00	14.20	0.5433	0.5512	0.5591	
D3		12.00			0.4724		
Е	15.80	16.00	16.20	0.622	0.6299	0.6378	
E1	13.80	14.00	14.20	0.5433	0.5512	0.5591	
E3		12.00			0.4724		
е		0.50			0.0197		
L	0.45	0.60	0.75	0.0177	0.0236	0.0295	
L1		1.00			0.0394		
k	0°	3.5°	7°	0°	3.5°	7°	
ccc		0.08	•		0.0031		

^{1.} Values in inches are converted from mm and rounded to 4 decimal digits.

Figure 33. LQFP64 – 10 x 10 mm 64 pin low-profile quad flat package outline⁽¹⁾

Figure 34. Recommended footprint⁽¹⁾⁽²⁾



- 1. Drawing is not to scale.
- 2. Dimensions are in millimeters.

Table 70. LQFP64 – 10 x 10 mm 64 pin low-profile quad flat package mechanical data

Ohl	millimeters			inches ⁽¹⁾			
Symbol	Min	Тур	Max	Min	Тур	Max	
Α			1.600			0.0630	
A1	0.050		0.150	0.0020		0.0059	
A2	1.350	1.400	1.450	0.0531	0.0551	0.0571	
b	0.170	0.220	0.270	0.0067	0.0087	0.0106	
С	0.090		0.200	0.0035		0.0079	
D	11.800	12.000	12.200	0.4646	0.4724	0.4803	
D1	9.800	10.000	10.200	0.3858	0.3937	0.4016	
D.		7.500					
E	11.800	12.000	12.200	0.4646	0.4724	0.4803	
E1	9.800	10.00	10.200	0.3858	0.3937	0.4016	
е		0.500			0.0197		
k	0°	3.5°	7°	0°	3.5°	7°	
L	0.450	0.600	0.75	0.0177	0.0236	0.0295	
L1		1.000			0.0394		
ccc	0.080			0.0031			
N	Number of pins						
			6	64			

^{1.} Values in inches are converted from mm and rounded to 4 decimal digits.

5B_ME

Figure 35. LQFP48 – 7 x 7 mm, 48-pin low-profile quad flat Figure 36. Recommended package outline⁽¹⁾ footprint⁽¹⁾⁽²⁾

- 1. Drawing is not to scale.
- 2. Dimensions are in millimeters.

Table 71. LQFP48 – 7 x 7 mm 48-pin low-profile guad flat package mechanical data

Table 71.	millimeters			inches ⁽¹⁾			
Symbol	Min	Тур	Max	Min	Тур	Max	
Α			1.600			0.0630	
A1	0.050		0.150	0.0020		0.0059	
A2	1.350	1.400	1.450	0.0531	0.0551	0.0571	
b	0.170	0.220	0.270	0.0067	0.0087	0.0106	
С	0.090		0.200	0.0035		0.0079	
D	8.800	9.000	9.200	0.3465	0.3543	0.3622	
D1	6.800	7.000	7.200	0.2677	0.2756	0.2835	
D3		5.500			0.2165		
E	8.800	9.000	9.200	0.3465	0.3543	0.3622	
E1	6.800	7.000	7.200	0.2677	0.2756	0.2835	
E3		5.500			0.2165		
е		0.500			0.0197		
L	0.450	0.600	0.750	0.0177	0.0236	0.0295	
L1		1.000			0.0394		
k	0°	3.5°	7°	0°	3.5°	7°	
ccc		0.080	•		0.0031	•	

^{1.} Values in inches are converted from mm and rounded to 4 decimal digits.

6.2 Thermal characteristics

The maximum chip junction temperature (T_Jmax) must never exceed the values given in *Table 17: General operating conditions on page 53*.

The maximum chip-junction temperature, T_J max, in degrees Celsius, may be calculated using the following equation:

$$T_J \max = T_A \max + (P_D \max x \Theta_{JA})$$

Where:

- T_A max is the maximum ambient temperature in °C,
- Θ_{JA} is the package junction-to-ambient thermal resistance, in °C/W,
- P_D max is the sum of P_{INT} max and $P_{I/O}$ max (P_D max = P_{INT} max + $P_{I/O}$ max),
- P_{INT} max is the product of I_{DD} and V_{DD}, expressed in Watts. This is the maximum chip internal power.

P_{I/O} max represents the maximum power dissipation on output pins where:

$$P_{I/O} \max = \Sigma (V_{OL} \times I_{OL}) + \Sigma ((V_{DD} - V_{OH}) \times I_{OH}),$$

taking into account the actual V_{OL} / I_{OL} and V_{OH} / I_{OH} of the I/Os at low and high level in the application.

Table 72. Package thermal characteristics

Symbol	Parameter	Value	Unit
	Thermal resistance junction-ambient LQFP64 - 10 × 10 mm / 0.5 mm pitch	45	°C/W
	Thermal resistance junction-ambient LQFP48 - 7 × 7 mm	55	
Θ_{JA}	Thermal resistance junction-ambient LQFP100 - 14 × 14 mm / 0.5 mm pitch	46	C/VV
	Thermal resistance junction-ambient BGA100 - 7 x 7 mm	50	

6.2.1 Reference document

JESD51-2 Integrated Circuits Thermal Test Method Environment Conditions - Natural Convection (Still Air). Available from www.jedec.org

6.2.2 Selecting the product temperature range

When ordering the microcontroller, the temperature range is specified in the ordering information scheme shown in *Section 7: Ordering information scheme*.

Each temperature range suffix corresponds to a specific guaranteed ambient temperature at maximum dissipation and, to a specific maximum junction temperature.

As applications do not commonly use the STM32F05xx at maximum dissipation, it is useful to calculate the exact power consumption and junction temperature to determine which temperature range will be best suited to the application.

The following examples show how to calculate the temperature range needed for a given application.

Example 1: High-performance application

Assuming the following application conditions:

Maximum ambient temperature $T_{Amax} = 82$ °C (measured according to JESD51-2), $I_{DDmax} = 50$ mA, $V_{DD} = 3.5$ V, maximum 20 I/Os used at the same time in output at low level with $I_{OL} = 8$ mA, $V_{OL} = 0.4$ V and maximum 8 I/Os used at the same time in output at low level with $I_{OL} = 20$ mA, $V_{OL} = 1.3$ V

 $P_{INTmax} = 50 \text{ mA} \times 3.5 \text{ V} = 175 \text{ mW}$

 $P_{IOmax} = 20 \times 8 \text{ mA} \times 0.4 \text{ V} + 8 \times 20 \text{ mA} \times 1.3 \text{ V} = 272 \text{ mW}$

This gives: P_{INTmax} = 175 mW and P_{IOmax} = 272 mW:

 $P_{Dmax} = 175 + 272 = 447 \text{ mW}$

Thus: $P_{Dmax} = 447 \text{ mW}$

Using the values obtained in *Table 72* T_{Jmax} is calculated as follows:

For LQFP64, 45°C/W

 $T_{Jmax} = 82 \, ^{\circ}\text{C} + (45 \, ^{\circ}\text{C/W} \times 447 \, \text{mW}) = 82 \, ^{\circ}\text{C} + 20.6 \, ^{\circ}\text{C} = 102.6 \, ^{\circ}\text{C}$

This is within the range of the suffix 6 version parts ($-40 < T_{.1} < 105$ °C).

In this case, parts must be ordered at least with the temperature range suffix 6 (see *Section 7: Ordering information scheme*).

Example 2: High-temperature application

Using the same rules, it is possible to address applications that run at high ambient temperatures with a low dissipation, as long as junction temperature T_J remains within the specified range.

Assuming the following application conditions:

Maximum ambient temperature T_{Amax} = 115 °C (measured according to JESD51-2),

 I_{DDmax} = 20 mA, V_{DD} = 3.5 V, maximum 20 I/Os used at the same time in output at low level with I_{OI} = 8 mA, V_{OI} = 0.4 V

 $P_{INTmax} = 20 \text{ mA} \times 3.5 \text{ V} = 70 \text{ mW}$

 $P_{IOmax} = 20 \times 8 \text{ mA} \times 0.4 \text{ V} = 64 \text{ mW}$

This gives: P_{INTmax} = 70 mW and P_{IOmax} = 64 mW:

 $P_{Dmax} = 70 + 64 = 134 \text{ mW}$

Thus: P_{Dmax} = 134 mW

Using the values obtained in Table 72 T_{Jmax} is calculated as follows:


For LQFP64, 45°C/W

$$T_{Jmax} = 115 \, ^{\circ}C + (45 \, ^{\circ}C/W \times 134 \, mW) = 115 \, ^{\circ}C + 6.2 \, ^{\circ}C = 121.2 \, ^{\circ}C$$

This is within the range of the suffix 7 version parts (–40 < T_J < 125 °C).


In this case, parts must be ordered at least with the temperature range suffix 7 (see *Section 7: Ordering information scheme*).

Figure 37. LQFP64 P_D max vs. T_A



7 Ordering information scheme

For a list of available options (memory, package, and so on) or for further information on any aspect of this device, please contact your nearest ST sales office.



xxx = programmed parts

TR = tape and real

STM32F37x Revision history

8 Revision history

Table 73. Document revision history

Date	Revision	Changes
18-Jun-2012	1	Initial release.

Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY TWO AUTHORIZED ST REPRESENTATIVES, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2012 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

