

# L6390

## High-voltage high/low-side driver

#### Datasheet - production data

### Features


- High-voltage rail up to 600 V
- dV/dt immunity ±50 V/nsec in full temperature range
- Driver current capability:
  - 290 mA source
  - 430 mA sink
- Switching times 75/35 nsec rise/fall with 1 nF load
- 3.3 V, 5 V TTL/CMOS inputs with hysteresis
- Integrated bootstrap diode
- Operational amplifier for advanced current sensing
- Comparator for fault protection
- Smart shutdown function
- Adjustable deadtime
- Interlocking function
- Compact and simplified layout
- Bill of material reduction
- Effective fault protection
- Flexible, easy and fast design

### Applications

 Motor driver for home appliances, factory automation, industrial drives

**Device summary** 

■ HID ballasts, power supply units



### Description

The L6390 is a high-voltage device manufactured with BCD<sup>™</sup> "offline" technology. It is a single-chip half bridge gate driver for N-channel Power MOSFETs or IGBT.

The high-side (floating) section is designed to stand a voltage rail up to 600 V. The logic inputs are CMOS/TTL compatible down to 3.3 V for easy microcontroller/DSP interfacing.

The IC embeds an operational amplifier suitable for advanced current sensing in applications such as field oriented motor control.

An integrated comparator is available for protection against overcurrent, overtemperature, etc.

Order code	Package	Packaging
L6390N	DIP-16	Tube
L6390D	SO-16	Tube
L6390DTR	SO-16	Tape and reel

Table 1.

#### Doc ID 14493 Rev 7

This is information on a product in full production.

1/26


## Contents

1	Block diagram
2	Pin connection
3	Truth table
4	Electrical data
	4.1 Absolute maximum ratings
	4.2 Thermal data
	4.3 Recommended operating conditions
5	Electrical characteristics
	5.1 AC operation
	5.2 DC operation 10
6	Waveforms definition
7	Smart shutdown function 14
8	Typical application diagram 17
9	Bootstrap driver
	9.1 CBOOT selection and charging 18
10	Package mechanical data 20
11	Revision history





## 1 Block diagram








## 2 Pin connection

#### Figure 2. Pin connection (top view)



#### Table 2.Pin description

Pin n #	Pin name	Туре	Function
1	LIN	Ι	Low-side driver logic input (active low)
2	SD/OD <sup>(1)</sup>	I/O	Shutdown logic input (active low)/open drain (comparator output)
3	HIN	I	High-side driver logic input (active high)
4	VCC	Р	Lower section supply voltage
5	DT	Ι	Deadtime setting
6	OP-	I	Op amp inverting input
7	OPOUT	0	Op amp output
8	GND	Р	Ground
9	OP+	I	Op amp non inverting input
10	CP+	Ι	Comparator input
11	LVG <sup>(1)</sup>	0	Low-side driver output
12, 13	NC		Not connected
14	OUT	Р	High-side (floating) common voltage
15	HVG <sup>(1)</sup>	0	High-side driver output
16	BOOT	Р	Bootstrap supply voltage

 The circuit provides less than 1 V on the LVG and HVG pins (@ Isink = 10 mA), with V<sub>CC</sub> > 3 V. This allows the omission of the "bleeder" resistor connected between the gate and the source of the external MOSFET normally used to hold the pin low; the gate driver assures low impedance also in SD condition.



# 3 Truth table

Table 3.	Truth	table

	Input		Out	put
SD	LIN	HIN	LVG	HVG
L	Х	Х	L	L
Н	Н	L	L	L
Н	L	Н	L	L
Н	L	L	Н	L
Н	Н	Н	L	Н

Note: X: don't care.



## 4 Electrical data

## 4.1 Absolute maximum ratings

Symbol	Parameter	Va	Value			
Symbol	Parameter	Min.	Max.	Unit		
V <sub>cc</sub>	Supply voltage	- 0.3	21	V		
V <sub>out</sub>	Output voltage	V <sub>boot</sub> - 21	V <sub>boot</sub> + 0.3	V		
V <sub>boot</sub>	Bootstrap voltage	- 0.3	620	V		
V <sub>hvg</sub>	High-side gate output voltage	V <sub>out</sub> - 0.3	V <sub>boot</sub> + 0.3	V		
V <sub>lvg</sub>	Low-side gate output voltage	- 0.3	V <sub>cc</sub> + 0.3	V		
V <sub>op+</sub>	Op amp non-inverting input	- 0.3	V <sub>cc</sub> + 0.3	V		
V <sub>op-</sub>	Op amp inverting input	- 0.3	V <sub>cc</sub> + 0.3	V		
V <sub>cp+</sub>	Comparator input voltage	- 0.3	V <sub>cc</sub> + 0.3	V		
Vi	Logic input voltage	- 0.3	15	V		
V <sub>od</sub>	Open drain voltage	- 0.3	15	V		
dV <sub>out</sub> /dt	Allowed output slew rate		50	V/ns		
P <sub>tot</sub>	Total power dissipation ( $T_A = 25 \ ^{\circ}C$ )		800	mW		
Т <sub>Ј</sub>	Junction temperature		150	°C		
T <sub>stg</sub>	Storage temperature	-50	150	°C		

#### Table 4. Absolute maximum ratings

Note: ESD immunity for pins 14, 15 and 16 is guaranteed up to 1 kV (human body model).

### 4.2 Thermal data

#### Table 5. Thermal data

Symbo	Parameter	SO-16	DIP-16	Unit
R <sub>th(JA</sub>	Thermal resistance junction-to-ambient	155	100	°C/W

## 4.3 Recommended operating conditions

Table 6. Recommended operating conditio	ns
---	----

Symbol	Pin	Parameter	Test condition	Min.	Max.	Unit
V <sub>cc</sub>	4	Supply voltage		12.5	20	V
V <sub>BO</sub> <sup>(1)</sup>	16-14	Floating supply voltage		12.4	20	V
V <sub>out</sub>	14	DC output voltage		- 9 <sup>(2)</sup>	580	V
f <sub>sw</sub>		Switching frequency	HVG, LVG load $C_L = 1 \text{ nF}$		800	kHz
TJ		Junction temperature		-40	125	°C

1.  $V_{BO} = V_{boot} - V_{out}$ .

2. LVG off. Vcc = 12.5 V. Logic is operational if  $V_{boot} > 5$  V. Refer to AN2738 for more details.



5

## 5.1 AC operation


Table 7.	AC operation electrical characteristics ( $V_{CC} = 15 V$ ; $T_J = +25 °C$ )						
Symbol	Pin	Parameter	Test condition	Min.	Тур.	Max.	Unit
t <sub>on</sub>	1 vs. 11	High/low-side driver turn-on propagation delay	$V_{out} = 0 V$	50	125	200	ns
t <sub>off</sub>	3 vs. 15	High/low-side driver turn-off propagation delay	$V_{boot} = V_{cc}$ $C_L = 1 \text{ nF}$ $V_i = 0 \text{ to } 3.3 \text{ V}$	50	125	200	ns
t <sub>sd</sub>	2 vs. 11, 15	Shutdown to high/low-side driver propagation delay	See Figure 3.	50	125	200	ns
t <sub>isd</sub>		Comparator triggering to high/low-side driver turn-off propagation delay	Measured applying a voltage step from 0 V to 3.3 V to pin CP+.	50	200	250	ns
MT		Delay matching, HS and LS turn-on/off				30	ns
			R <sub>DT</sub> = 0, C <sub>L</sub> = 1 nF	0.1	0.18	0.25	μs
		$R_{DT} = 37 \text{ k}\Omega \text{ C}_L = 1 \text{ nF},$ $C_{DT} = 100 \text{ nF}$	0.48	0.6	0.72	μs	
DT	DT 5	5 Deadtime setting range <sup>(1)</sup>	R <sub>DT</sub> = 136 kΩ C <sub>L</sub> = 1 nF, C <sub>DT</sub> = 100 nF	1.35	1.6	1.85	μs
		R <sub>DT</sub> = 260 kΩ C <sub>L</sub> = 1 nF, C <sub>DT</sub> = 100 nF	2.6	3.0	3.4	μs	
			R <sub>DT</sub> = 0, C <sub>L</sub> = 1 nF			80	ns
			$R_{DT}$ = 37 kΩ C <sub>L</sub> = 1 nF, C <sub>DT</sub> = 100 nF			120	ns
MDT	Matching deadtime <sup>(2)</sup>	$R_{DT}$ = 136 kΩ, $C_L$ = 1 nF, $C_{DT}$ = 100 nF			250	ns	
			R <sub>DT</sub> = 260 kΩ C <sub>L</sub> = 1 nF, C <sub>DT</sub> = 100 nF			400	ns
t <sub>r</sub>	11 15	Rise time	C <sub>L</sub> = 1 nF		75	120	ns
t <sub>f</sub>	11, 15	Fall time	C <sub>L</sub> = 1 nF		35	70	ns

Table 7.	AC operation electrical characteristics ( $V_{CC}$ = 15 V; $T_{J}$ = +25 °C)
----------	--


1. See Figure 4 on page 9.

2. MDT =  $| DT_{LH} - DT_{HL} |$  see *Figure 5 on page 13*.









## 5.2 DC operation

Symbol	Pin	Parameter	Test condition	Min.	Тур.	Max.	Unit
Low supply	voltag	e section		L	L		
V <sub>cc_hys</sub>		V <sub>cc</sub> UV hysteresis		1200	1500	1800	mV
$V_{cc_{thON}}$		V <sub>cc</sub> UV turn-ON threshold		11.5	12	12.5	V
$V_{cc\_thOFF}$		V <sub>cc</sub> UV turn-OFF threshold		10	10.5	11	V
I <sub>qccu</sub>	4	Undervoltage quiescent supply current	$V_{cc} = 10 V$ $\overline{SD} = 5 V; \overline{LIN} = 5 V;$ $HIN = GND;$ $R_{DT} = 0 \Omega;$ $CP+=OP+=GND; OP-=5 V$	90	120	150	μA
I <sub>qcc</sub>		Quiescent current	$V_{cc} = 15 V$ $\overline{SD} = 5 V; \overline{LIN} = 5 V;$ $HIN = GND;$ $R_{DT} = 0 \Omega;$ $CP+=OP+=GND; OP-=5 V$	300	720	1000	μΑ
V <sub>ref</sub>		Internal reference voltage		500	540	580	mV
Bootstrapp	ed sup	ply voltage section <sup>(1)</sup>					
V <sub>BO_hys</sub>		V <sub>BO</sub> UV hysteresis		1200	1500	1800	mV
$V_{BO_{thON}}$		V <sub>BO</sub> UV turn-ON threshold		11.1	11.5	12.1	V
V <sub>BO_thOFF</sub>		V <sub>BO</sub> UV turn-OFF threshold		9.8	10	10.6	V
I <sub>QBOU</sub>	16	Undervoltage V <sub>BO</sub> quiescent current	$V_{BO} = 9 V$ $\overline{SD} = 5 V; \overline{LIN} \text{ and}$ HIN = 5 V; $R_{DT} = 0 \Omega;$ CP+=OP+=GND; OP-=5 V	30	70	110	μΑ
I <sub>QBO</sub>		V <sub>BO</sub> quiescent current	$V_{BO} = 15 V$ $\overline{SD} = 5 V; \overline{LIN} \text{ and}$ $HIN = 5 V;$ $R_{DT} = 0 \Omega;$ $CP+=OP+=GND; OP-=5 V$	30	150	210	μΑ
I <sub>LK</sub>		High-voltage leakage current	$V_{hvg} = V_{out} = V_{boot} = 600 V$			10	μA
R <sub>DS(on)</sub>		Bootstrap driver on- resistance <sup>(2)</sup>	LVG ON		120		Ω
Driving buf	fers sea	ction					
I <sub>so</sub>	11,	High/low-side source short- circuit current	$V_{IN} = V_{ih} (t_p < 10 \ \mu s)$	200	290		mA
I <sub>si</sub>	15	High/low-side sink short- circuit current	$V_{IN} = V_{il} (t_p < 10 \ \mu s)$	250	430		mA

#### Table 8. DC operation electrical characteristics ( $V_{CC} = 15 \text{ V}; T_J = +25 \text{ °C}$ )



	Do operation electrical characteristics ( $v_{CC} = 15$ v, $T_{J} = \pm 25$ °C) (continued)						
Symbol	Pin	Parameter	Test condition	Min.	Тур.	Max.	Unit
Logic input	ts						
V <sub>il</sub>	- 1, 2, 3	Low level logic threshold voltage		0.8		1.1	V
V <sub>ih</sub>	- 1, 2, 3	High level logic threshold voltage		1.9		2.25	V
V <sub>il_S</sub>	1, 3	Single input voltage	LIN and HIN connected together and floating			0.8	V
I <sub>HINh</sub>	- 3	HIN logic "1" input bias current	HIN = 15 V	110	175	260	μA
I <sub>HINI</sub>		HIN logic "0" input bias current	HIN = 0 V			1	μA
I <sub>LINI</sub>	- 1	LIN logic "0" input bias current	LIN = 0 V	3	6	20	μA
I <sub>LINh</sub>		LIN logic "1" input bias current	<u>LIN</u> = 15 V			1	μA
I <sub>SDh</sub>	2	SD logic "1" input bias current	<u>SD</u> = 15 V	10	40	100	μA
I <sub>SDI</sub>		SD logic "0" input bias current	$\overline{SD} = 0 V$			1	μA

Table 0	Do exercise electrical characteristics $(V_{1}, 15)/(T_{1}, 05)$	-1\
Table 8.	DC operation electrical characteristics ( $V_{CC} = 15 V$ ; $T_J = +25 °C$ ) (continued	(ג

1.  $V_{BO} = V_{boot} - V_{out}$ .

2.  $R_{\text{DSON}}$  is tested in the following way:  $R_{\text{DSON}} = [(V_{\text{CC}} - V_{\text{CBOOT1}}) - (V_{\text{CC}} - V_{\text{CBOOT2}})] / [I_1(V_{\text{CC}}, V_{\text{CBOOT1}}) - I_2(V_{\text{CC}}, V_{\text{CBOOT2}})]$ where  $I_1$  is pin 16 current when  $V_{\text{CBOOT}} = V_{\text{CBOOT1}}$ ,  $I_2$  when  $V_{\text{CBOOT2}} = V_{\text{CBOOT2}}$ .



Table 9.	Op amp characteristics $(V_{CC} = 15 \text{ v}, T_J = +25 \text{ C})$						
Symbol	Pin	n Parameter Test condition		Min.	Тур.	Max.	Unit
V <sub>io</sub>		Input offset voltage	$V_{ic} = 0 V, V_o = 7.5 V$			6	mV
l <sub>io</sub>		Input offset current	$V_{ic} = 0 V, V_{o} = 7.5 V$		4	40	nA
I <sub>ib</sub>	6, 9	Input bias current <sup>(2)</sup>	$v_{ic} = 0 v, v_0 = 7.5 v$		100	200	nA
V <sub>icm</sub>		Input common mode voltage range		0		V <sub>CC</sub> -4	V
V <sub>OPOUT</sub>		Output voltage swing	OPOUT = OP-; no load	0.07		V <sub>CC</sub> -4	V
	I <sub>o</sub> 7	Output short-circuit current	Source, $V_{id} = +1$ ; $V_o = 0$ V	16	30		mA
I <sub>O</sub>		Output Short-Circuit Current	Sink, $V_{id} = -1$ ; $V_o = V_{CC}$	50	80		mA
SR		Slew rate	$V_i = 1 \div 4 V; C_L = 100 pF;$ unity gain	2.5	3.8		V/µs
GBWP		Gain bandwidth product	V <sub>o</sub> = 7.5 V	8	12		MHz
A <sub>vd</sub>		Large signal voltage gain	$R_L = 2 k\Omega$	70	85		dB
SVR		Supply voltage rejection ratio	vs. V <sub>CC</sub>	60	75		dB
CMRR		Common mode rejection ratio		55	70		dB

Table 9. Op amp characteristics <sup>(1)</sup> ( $V_{CC} = 15 V$ ,  $T_{J} = +25 °C$ )

1. Operational amplifier is disabled when  $V_{CC}$  is in UVLO condition.

2. The direction of input current is out of the IC.

Table 10.	Sense comparator characteristics <sup>(1)</sup> ( $V_{CC}$ = 15 V, T <sub>J</sub> = +25 °C)	
-----------	---	--

Symbol	Pin	n Parameter Test condition Min.		Min.	Тур.	Max.	Unit
I <sub>ib</sub>	10	Input bias current	$V_{CP+} = 1 V$			1	μA
V <sub>ol</sub>	2	Open drain low-level output voltage	I <sub>od</sub> = - 3 mA			0.5	V
t <sub>d_comp</sub>		Comparator delay	$\overline{SD}$ /OD pulled to 5 V through 100 k $\Omega$ resistor		90	130	ns
SR	2	Slew rate	$C_L = 180 \text{ pF}; \text{ R}_{pu} = 5 \text{ k}\Omega$		60		V/µs

1. Comparator is disabled when  $V_{\mbox{CC}}$  is in UVLO condition.



## 6 Waveforms definition




Figure 5. Deadtime and interlocking waveforms definition



### 7 Smart shutdown function

The L6390 integrates a comparator committed to the fault sensing function. The comparator has an internal voltage reference  $V_{ref}$  connected to the inverting input, while the non-inverting input is available on pin 10. The comparator input can be connected to an external shunt resistor in order to implement a simple overcurrent detection function. The output signal of the comparator is fed to an integrated MOSFET with the open drain output available on pin 2, shared with the SD input. When the comparator triggers, the device is set in shutdown state and both its outputs are set to low level leaving the half-bridge in tri-state.




Figure 6. Smart shutdown timing waveforms


Doc ID 14493 Rev 7



In common overcurrent protection architectures the comparator output is usually connected to the SD input and an RC network is connected to this SD/OD line in order to provide a mono-stable circuit, which implements a protection time that follows the fault condition. Differently from the common fault detection systems, the L6390 smart shutdown architecture allows immediate turn-off of the outputs of the gate driver in the case of fault, by minimizing the propagation delay between the fault detection event and the actual output switch-off. In fact, the time delay between the fault detection and the output turn-off is no longer dependent on the value of the external RC network connected to the SD/OD pin. In the smart shutdown circuitry the fault signal has a preferential path which directly switches off the outputs after the comparator triggering. At the same time the internal logic turns on the open drain output and holds it on until the SD voltage goes below the SD logic input lower threshold. When such threshold is reached, the open drain output is turned off, allowing the external pull-up to recharge the capacitor. The driver outputs restart following the input pins as soon as the voltage at the SD/OD pin reaches the higher threshold of the SD logic input. The smart shutdown system provides the possibility to increase the time constant of the external RC network (that determines the disable time after the fault event) up to very large values without increasing the delay time of the protection.

Any external signal provided to the SD pin is not latched and can be used as control signal in order to perform, for instance, PWM chopping through this pin. In fact when a PWM signal is applied to the SD input and the logic inputs of the gate driver are stable, the outputs switch from the low level to the state defined by the logic inputs and vice versa.

In some applications it may be useful to latch the driver in the shutdown condition for an arbitrary time, until the controller decides to reset it to normal operation. This may, for example, be achieved with a circuit similar to the one shown in *Figure 7*. When the open drain starts pulling down the SD/OD pin, the external latch turns on and keeps the pin to GND, preventing it from being pulled up again once the SD logic input lower threshold is reached and the internal open drain turns off. One pin of the controller is used to release the external latch, and one to externally force a shutdown condition and also to read the status of the SD/OD pin.






In applications using only one L6390 for the protection of several different legs (such as a single-shunt inverter, for example) it may be useful to implement the resistor divider shown in *Figure 8*. This simple network allows the pushing of the SD pins of the other devices to a voltage lower than L6390  $V_{il}$ , so that each device can reach its low logic level regardless of part-to-part variations of the thresholds.


Doc ID 14493 Rev 7







# 8 Typical application diagram



### Figure 9. Application diagram



### 9 Bootstrap driver

A bootstrap circuitry is needed to supply the high-voltage section. This function is normally accomplished by a high-voltage fast recovery diode (*Figure 10.a*). In the L6390 a patented integrated structure replaces the external diode. It is realized by a high-voltage DMOS, driven synchronously with the low-side driver (LVG), with diode in series, as shown in *Figure 10*.b. An internal charge pump (*Figure 10*.b) provides the DMOS driving voltage.

### 9.1 C<sub>BOOT</sub> selection and charging

To choose the proper  $C_{BOOT}$  value the external MOS can be seen as an equivalent capacitor. This capacitor  $C_{EXT}$  is related to the MOS total gate charge:

#### **Equation 1**

$$C_{EXT} = \frac{Q_{gate}}{V_{gate}}$$

The ratio between the capacitors  $C_{\text{EXT}}$  and  $C_{\text{BOOT}}$  is proportional to the cyclical voltage loss. It must be:

#### **Equation 2**

#### $C_{BOOT} >>> C_{EXT}$

E.g.: if  $Q_{gate}$  is 30 nC and  $V_{gate}$  is 10 V,  $C_{EXT}$  is 3 nF. With  $C_{BOOT}$  = 100 nF the drop would be 300 mV.

If HVG must be supplied for a long time, the C<sub>BOOT</sub> selection must also take the leakage and quiescent losses into account.

E.g.: HVG steady-state consumption is lower than 150  $\mu A$ , so if HVG T<sub>ON</sub> is 5 ms, C<sub>BOOT</sub> must supply 0.75  $\mu C$  to C<sub>EXT</sub>. This charge on a 1  $\mu F$  capacitor means a voltage drop of 0.75 V.

The internal bootstrap driver offers important advantages: the external fast recovery diode can be avoided (it usually has a high leakage current).

This structure can work only if  $V_{OUT}$  is close to GND (or lower) and, at the same time, the LVG is on. The charging time ( $T_{charge}$ ) of the  $C_{BOOT}$  is the time in which both conditions are fulfilled and it must be long enough to charge the capacitor.

The bootstrap driver introduces a voltage drop due to the DMOS  $R_{DSon}$  (typical value: 120  $\Omega$ ). This drop can be neglected at low switching frequency, but it should be taken into account when operating at high switching frequency.

The following equation is useful to compute the drop on the bootstrap DMOS:

#### **Equation 3**

$$V_{drop} = I_{charge}R_{dson} \rightarrow V_{drop} = \frac{Q_{gate}}{T_{charge}}R_{dson}$$



where  $Q_{gate}$  is the gate charge of the external Power MOSFET,  $R_{dson}$  is the on-resistance of the bootstrap DMOS and  $T_{charge}$  is the charging time of the bootstrap capacitor.


For example: using a Power MOSFET with a total gate charge of 30 nC, the drop on the bootstrap DMOS is about 1 V, if the  $T_{charge}$  is 5  $\mu s.$  In fact:

#### **Equation 4**

$$V_{drop} = \frac{30nC}{5\mu s} \cdot 120\Omega \sim 0.7V$$

 $V_{drop}$  should be taken into account when the voltage drop on  $C_{BOOT}$  is calculated: if this drop is too high, or the circuit topology doesn't allow a sufficient charging time, an external diode can be used.

Figure 10. Bootstrap driver





## 10 Package mechanical data

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK<sup>®</sup> packages, depending on their level of environmental compliance. ECOPACK<sup>®</sup> specifications, grade definitions and product status are available at: www.st.com. ECOPACK<sup>®</sup> is an ST trademark.

Dim	mm				
Dim.	Min.	Тур.	Max.		
a1	0.51				
В	0.77		1.65		
b		0.5			
b1		0.25			
D			20		
E		8.5			
е		2.54			
e3		17.78			
F			7.1		
I			5.1		
L		3.3			
Z			1.27		

Table 11. DIP-16 mechanical data






Figure 11. DIP-16 package dimensions



 Table 12.
 SO-16 narrow mechanical data

Dim.	mm					
Dim.	Min.	Тур.	Max.			
A			1.75			
A1	0.10		0.25			
A2	1.25					
b	0.31		0.51			
с	0.17		0.25			
D	9.80	9.90	10.00			
E	5.80	6.00	6.20			
E1	3.80	3.90	4.00			
е		1.27				
h	0.25		0.50			
L	0.40		1.27			
k	0		8°			
ССС			0.10			






Figure 12. SO-16 narrow package dimensions






Figure 13. SO-16 narrow footprint



# 11 Revision history

Table 13.	Document revision history
-----------	---------------------------

Date	Revision	Changes
29-Feb-2008	1	First release
09-Jul-2008	2	Updated: Cover page, <i>Table 2 on page 4</i> , <i>Table 3 on page 5</i> , Section 4 on page 6, Section 5 on page 8, Section 9.1 on page 18
17-Sep-2008	3	Updated test condition values on <i>Table 8</i> and <i>Table 9</i>
17-Feb-2009	4	Updated <i>Table 7 on page 8</i> , <i>Table 8 on page 10</i> , <i>Table 9 on page 12</i> Added <i>Table 4 on page 6</i>
11-Aug-2010	5	Updated Table 1 on page 1, Table 7 on page 8, Table 9 on page 12, Table 10 on page 12
10-Jul-2012	6	Table 7 changed test conditions of DT and MDT values.Table 8 added minimum values to $I_{qccu}$ - $I_{qgc}$ - $I_{QBOU}$ - $I_{QBO}$ .Table 8 changed $V_{BO\_thON}$ and $V_{BO\_thOFF}$ minimum and maximum values.Table 9 and Table 10 added footnote to the title of the tables.Changed HVG values on page 17.Updated SO-16 narrow mechanical data.Changed Section 7 and added Figure 7 and Figure 8.
25-Jul-2012	7	Content reworked in <i>Section 9: Bootstrap driver</i> to improve readability, no technical changes.



#### Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY TWO AUTHORIZED ST REPRESENTATIVES, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2012 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

Doc ID 14493 Rev 7

