# HIGH-VOLTAGE MIXED-SIGNAL IC

UC1601s

65x132 STN Controller-Driver



Preliminary Specifications Revision 0.6

January 30, 2007



The Coolest LCD Driver, Ever!

Specifications and information herein are subject to change without notice.

# **Table of Content**

Introduction	1
MAIN APPLICATIONS	1
FEATURE HIGHLIGHTS	1
ORDERING INFORMATION	2
BLOCK DIAGRAM	3
PIN DESCRIPTION	4
RECOMMENDED COG LAYOUT	7
CONTROL REGISTERS	8
COMMAND TABLE	10
COMMAND DESCRIPTION	11
LCD VOLTAGE SETTING	18
V <sub>LCD</sub> QUICK REFERENCE	19
LCD DISPLAY CONTROLS	21
ITO LAYOUT AND LC SELECTION	22
HOST INTERFACE	24
DISPLAY DATA RAM (DDRAM)	32
RESET & POWER MANAGEMENT	34
ESD Consideration	37
ABSOLUTE MAXIMUM RATINGS	38
SPECIFICATIONS	39
AC CHARACTERISTICS	40
PHYSICAL DIMENSIONS	50
ALIGNMENT MARK INFORMATION	51
PAD COORDINATES	52
TRAY INFORMATION	55
REVISION HISTORY	56

# UC1601s

Single-Chip, Ultra-Low Power 65COM by 132SEG Passive Matrix LCD Controller-Driver

#### INTRODUCTION

UC1601s is an advanced high-voltage mixedsignal CMOS IC, especially designed for the display needs of ultra-low power hand-held devices.

This chip employs UltraChip's unique DCC (Direct Capacitor Coupling) driver architecture to achieve near crosstalk free images.

In addition to low power column and row drivers, the IC contains all necessary circuits for high-V LCD power supply, bias voltage generation, timing generation and graphics data memory.

Advanced circuit design techniques are employed to minimize external component counts and reduce connector size while achieving extremely low power consumption.

### MAIN APPLICATIONS

 Cellular Phones, Smart Phones, PDA, and other battery operated palm top devices or portable Instruments

### **FEATURE HIGHLIGHTS**

- Single chip controller-driver support 65x132 graphics STN LCD panels.
- Support both row ordered and column ordered display buffer RAM access.
- A software-readable ID pin to support configurable vender identification.
- Support both row-ordered and columnordered display buffer RAM access.

- Support industry standard 8-bit parallel bus (8080 or 6800 mode), 4-wire and 3-wire serial buses (S8 and S9), and 2-wire I<sup>2</sup>C serial interface.
- Ultra-low power consumption under all display patterns.
- Fully programmable Mux Rate, partial display, Bias Ratio and Frame Rate allow many flexible power management options.
- Software programmable frame rates at 80 and 100 Hz.
- Four software programmable temperature compensation coefficients.
- 7-x internal charge pump with on-chip pumping capacitor requires only 3 external capacitors to operate.
- On-chip Power-ON Reset and Software RESET commands, make RST pin optional.
- Very low pin count (10-pin) allows exceptional image quality in COG format on conventional ITO glass.
- Flexible data addressing/mapping schemes to support wide ranges of software models and LCD layout placements.

 $\begin{array}{ll} \bullet & V_{DD} \mbox{ (digital) range:} & 1.8V \mbox{ (Typ.)} \sim 3.3V \\ V_{DD} \mbox{ (analog) range:} & 2.5V \mbox{ (Typ.)} \sim 3.3V \\ LCD \mbox{ $V_{OP}$ range:} & 4.7V \sim 11.5V \\ \end{array}$ 

- Available in gold bump dies
- COM/SEG bump information
  Bump pitch: 35.5 µM
  Bump gap: 13 µM
  Bump surface: 2002.5 µM²



High-Voltage Mixed-Signal IC

### **ORDERING INFORMATION**

Part Number	I <sup>2</sup> C	Description
UC1601sGAA	Yes	Gold Bumped Die

#### **General Notes**

#### **APPLICATION INFORMATION**

For improved readability, the specification contains many application data points. When application information is given, it is advisory and does not form part of the specification for the device.

#### USE OF I2C

The implementation of  $I^2C$  is already included and tested in all silicon. However, unless  $I^2C$  licensing obligation is executed satisfactorily, it is not legal to use UltraChip product for  $I^2C$  applications. Unless  $I^2C$  version is ordered from UltraChip, the customer will take the responsibility for all such licensing liabilities.

### BARE DIE DISCLAIMER

All die are tested and are guaranteed to comply with all data sheet limits up to the point of. There is no post waffle saw/pack testing performed on individual die. Although the latest modern processes are utilized for wafer sawing and die pick-&-place into waffle pack carriers, UltraChip has no control of third party procedures in the handling, packing or assembly of the die. Accordingly, it is the responsibility of the customer to test and qualify their application in which the die is to be used. UltraChip assumes no liability for device functionality or performance of the die or systems after handling, packing or assembly of the die.

#### LIFE SUPPORT APPLICATIONS

These devices are not designed for use in life support appliances, or systems where malfunction of these products can reasonably be expected to result in personal injuries. Customer using or selling these products for use in such applications do so at their own risk.

#### CONTENT DISCLAIMER


UltraChip believes the information contained in this document to be accurate and reliable. However, it is subject to change without notice. No responsibility is assumed by UltraChip for its use, nor for infringement of patents or other rights of third parties. No part of this publication may be reproduced, or transmitted in any form or by any means without the prior consent of UltraChip Inc. UltraChip's terms and conditions of sale apply at all times.

### **CONTACT DETAILS**

UltraChip Inc. (Headquarter) 2F, No. 70, Chowtze Street, Nei Hu District, Taipei 114, Taiwan, R. O. C. Tel: +886 (2) 8797-8947 Fax: +886 (2) 8797-8910

Sales e-mail: sales@ultrachip.com Web site: http://www.ultrachip.com

### **BLOCK DIAGRAM**





### **PIN DESCRIPTION**

Name	Туре	Pins	Description
			MAIN POWER SUPPLY
			$V_{DD}$ supplies for Display Data RAM and digital logic, $V_{DD2}$ supplies for $V_{LCD}$ and $V_{D}$ generator, $V_{DD3}$ supplies for $V_{BIAS}$ and other analog circuits.
$V_{DD}$ $V_{DD2}$	PWR	3 3 2	$V_{DD2}/V_{DD3}$ should be connected to the same power source. But $V_{DD}$ can be connected to a source voltage no higher than $V_{DD2}/V_{DD3}$ .
$V_{DD3}$		2	Please maintain the following relationship: $V_{DD}+1.3V \ge V_{DD2/3} \ge V_{DD}$
			ITO trace resistance needs to be minimized for V <sub>DD2</sub> /V <sub>DD3</sub> .
$V_{SS}$ $V_{SS2}$	GND	4 4	Ground. Connect $V_{SS}$ and $V_{SS2}$ to the shared GND pin. In COG applications, minimize the ITO resistance for both $V_{SS}$ and $V_{SS2}$ .
			LCD Power Supply & Voltage Control
V <sub>B1+</sub> V <sub>B1-</sub>	PWR	2 2 2	LCD Bias Voltages. These are the voltage sources to provide SEG driving currents. These voltages are generated internally. Connect capacitors of $C_{\text{BX}}$ value between $V_{\text{BX+}}$ and $V_{\text{BX-}}$ .
$V_{B0+}$ $V_{B0-}$	PVVR	2 2	In COG application, the resistance of these ITO traces directly affects the SEG driving strength of the resulting LCD module. Minimize these trace resistance is critical in achieving high quality image.
VLCDIN	PWR	1	Main LCD Power Supply. When internal $V_{LCD}$ is used, connect these pins together. When external $V_{LCD}$ source is used, connect external $V_{LCD}$ source to $V_{LCDIN}$ pins and leave $V_{LCDOUT}$ open.
V <sub>LCDOUT</sub>		1	By-pass capacitor $C_L$ is optional. It can be connected between $V_{LCD}$ and $V_{SS}$ . When $C_L$ is used, keep the ITO trace resistance around 70 $\Omega$ .

### Note

Recommended capacitor values:  $C_B$ : 2.2 $\mu$ F/5V or 300x(LCD load capacitance), whichever is higher.  $C_L$ : 330nF/25V is appropriate for most applications.

Name	Туре	Pins			Descrip	tion						
				Host Interf	ACE							
				he interface but by the following			BM[1:0] and					
			BM[1:0]	{DB7, DB6}		Mode						
			11	Data		6800/8-	bit					
BM0		1	1	10	Data		8080/8-	bit				
BM1	I	1	00	10	4-	wire SPI w/ 8 (S8: conven						
			01	10	3-	wire SPI w/ 9 (S9: conven						
			01	11		2-wire seria	I (I <sup>2</sup> C)					
CS1/A3	ı	1	is not selecte	Chip is selecte ed, D[15:0] will	be of high im	pedance.		·				
CS0/A2	•	1	In I <sup>2</sup> C mode, (A[3:2]).	these two pins	specifies bit	s 3~2 of UC1	601s' device	address				
RST	I	1	Since UC160	When RST="L", all control registers are re-initialized by their default state Since UC1601s has built-in Power-On Reset and Software Reset comma RST pin is not required for proper chip operation.								
				has been inclu Vhen RST is no				nal RC				
CD	ı	1		Select Control data or Display data for read/write operation. In S9, CD pin is not used. Connect CD to $V_{\rm SS}$ when not used.								
			"L": Control	data "H": D	isplay data							
ID	1	1	ID may be us	sed for producti	on identificat	tion.						
	•	·	Connect ID t	o V <sub>DD</sub> for "H" or	V <sub>SS</sub> for "L".							
WR0		1		trols the read/vition for details.		n of the host	interface. See	e Host				
WR1	I	1		ode, the meani ode. In serianto V <sub>SS</sub> .								
			Bi-directiona	l bus for both s	erial and para	allel host inte	rfaces.					
			In serial mod	les, connect D[	0] to SCK, D	[3] to SDA.						
				BM=1x (8-bit)	BM=00 (S8)	BM=01 (S9)	BM=01 (I <sup>2</sup> C)					
			D0	D0	SCK	SCK	SCK					
D0 D7	1/0		D1	D1								
D0~D7	I/O	8	D2	D2								
		D3	D3	SDA	SDA	SDA						
			D4	D4								
			D5	D5	0		1					
			D6 D7	D6 D7	1	0	1					
			-	ect unused pin	<u> </u>	s or V <sub>DD</sub> .	'					
		I		- P								




High-Voltage Mixed-Signal IC

Name	Туре	Pins	Description						
	HIGH VOLTAGE LCD DRIVER OUTPUT								
SEG1 ~ SEG132	HV	132	SEG (column) driver outputs. Support up to 132 pixels. Leave unused SEG drivers open-circuit.						
		64	COM (row) driver outputs. Support up to 64 rows.						
COM1 ~ COM64	HV		When designing LCM, always start from COM1. If the LCM has <i>N</i> pixel rows and <i>N</i> is less than 64, set CEN to be <i>N-1</i> , and leave COM drivers [N+1 ~ 64] open-circuit.						
CIC	HV	2	Icon driver outputs. Leave it open if not used.						
	Misc. Pins								
Auxiliary $V_{DD}$ . This pin is connected to the main $V_{DD}$ bus within the IC. It's provided to facilitate chip configurations in COG application.									
$V_{DDX}$		'	There's no need to connect $V_{DDX}$ to main $V_{DD}$ externally and it should $\underline{\textit{NOT}}$ be used to provide $V_{DD}$ power to the chip.						
TST4	I	1	Test control. There's an on-chip pull-up resistor for TST4. Connect to GND during normal operation.						
TST2 TST1	I/O	1 1	Test I/O pins. Leave these pins open during normal use.						

### Note:

 Several control registers will specify "0 based index" for COM and SEG electrodes. In those situations, COMX or SEGX will correspond to index X-1, and the value range for those index register will be 0~63 for COM and 0~131 for SEG.

### RECOMMENDED COG LAYOUT



### Notes for V<sub>DD</sub> with COG:

The operation condition,  $V_{DD}$ =1.8V (typical), should be satisfied under all operating conditions. UC1601s' peak current ( $I_{DD}$ ) can be up to ~15mA during high speed data-write to UC1601s' on-chip SRAM. Such high pulsing current mandates very careful design of  $V_{DD}$  and  $V_{SS}$  ITO trances in COG modules. When  $V_{DD}$  and  $V_{SS}$  trace resistance is not low enough, the pulsing  $I_{DD}$  current can cause the actual on-chip  $V_{DD}$  to drop to below 1.65V and cause the IC to malfunction.



### **CONTROL REGISTERS**

UC1601s contains registers, which control the chip operation. The following table is a summary of these control registers, a brief description and the default values. These registers can be modified by commands, which will be described in the next two sections, Command Table and Command Description.

Name: The Symbolic reference of the register.

Note that, some symbol name refers to bits (flags) within another register.

Default: Numbers shown in **Bold** font are default values after Power-Up-Reset and System-Reset.

Name	Bits	Default	Description
SL	6	00H	Scroll Line. Scroll the displayed image up by <i>SL</i> rows. The valid SL value is between 0 (for no scrolling) and 63. Setting SL outside of this range causes undefined effects on the displayed image. This register does not affect icon output CIC.
CA	8	00H	Column Address of DDRAM (Display Data RAM). Value range is 0~131. (Used in Host to access DDRAM)
PA	4	0H	Page Address of DDRAM. Value range 0~8. (Used in Host to access DDRAM)
BR	2	3H	Bias Ratio. The ratio between $V_{LCD}$ and $V_{D}$ . 00: 6 01: 7 10: 8 11: 9
TC	2	0H	Temperature Compensation (per °C). <b>00: -0.05%</b> 01: -0.10%  10: -0.15%  11: -0.00%
PM	8	C0H	Electronic Potentiometer to fine tune the value of V <sub>LCD</sub>
PC	3	6H	Power Control.
			PC [0]: <b>0: LCD:</b> ≤ <b>15nF</b> 1: LCD: 15~24nF PC [2:1]: 00: External V <sub>LCD</sub> <b>11: Internal V</b> <sub>LCD</sub> <b>(7x charge pump)</b>
AC	3	1H	Address Control.
			AC[0]: WA: automatic column/page <u>Wrap Around</u> (Default <b>1: ON</b> ) AC[1]: Auto-Increment order <b>0: Column (CA) first</b> 1: Page (PA) first AC[2]: PID: <u>P</u> A (page address) auto <u>Increment Direction</u> ( <b>0:+1</b> 1:-1)
DC	3	0H	Display Control:  DC[0]: PXV: Pixels Inverse (bit-wise data inversion. Default <b>0: OFF</b> )  DC[1]: APO: All Pixels ON (Default <b>0: OFF</b> )  DC[2]: Display ON/OFF (Default <b>0: OFF</b> )  When DC[2] is set to 0, the IC will enter Sleep Mode

Name	Bits	Default	Description
LC	5	00H	LCD Control:  LC[0]: Reserved.  LC[1]: MX, Mirror X SEG/Column sequence inversion (Default: OFF)  LC[2]: MY, Mirror Y COM/Row sequence inversion (Default: OFF)  LC[3]: Frame Rate  Ob: 80 fps  1b: 100 fps  LC[4]: Partial Display control  Ob: Disable Mux-Rate = CEN+1 (DST, DEN not used)  1b: Enabled Mux-Rate = DEN-DST+1
CEN DST DEN	6 6 6	3FH 00H 3FH	COM-scanning End (last COM with full line cycle, 0-based index)  Display Start (first COM with active scan pulse, 0-based index)  Display End (last COM with active scan pulse, 0-based index)  Please maintain the following relationship:  CEN = (the actual number of pixel rows on the LCD) - 1
			CEN ≥ DEN ≥ DST+ 9
APC		N/A	Advanced Program Control. For UltraChip only. Please do not use.
			Status Registers
ОМ	2	_	Operating Modes (Read only) 00b: Reset 01b: (Not used) 10b: Sleep 11b: Normal
ID	2	PIN	Access the connected status of ID pins.



High-Voltage Mixed-Signal IC

# **COMMAND TABLE**

The following is a list of host commands supported by UC1601s

C/D: 0: Control, 1: Data W/R: 0: Write Cycle, 1: Read Cycle # Useful Data bits – Don't Care

	Command	C/D	W/R	D7	D6	D5	D4	D3	D2	D1	D0	Action	Default	
1	Write Data Byte	1	0	#	#	#	#	#	#	#	#	Write 1 byte	N/A	
2	Read Data Byte	1	1	#	#	#	#	#	#	#	#	Read 1 byte	N/A	
3	Get Status	0	1	ID	MX	MY	WA	DE	0	0	0	Get Status		
3	Get Status	U			Produ	ct Coc	le	Ver	0	0	0	Get Status		
4	Set Column Address LSB	0	0	0	0	0	0	#	#	#	#	Set CA [3:0]	0	
*	Set Column Address MSB	0	0	0	0	0	1	#	#	#	#	Set CA [7:4]	0	
5	Set Temp. Compensation	0	0	0	0	1	0	0	1	#	#	Set TC[1:0]	00b	
6	Set Power Control	0	0	0	0	1	0	1	#	#	#	Set PC[2:0]	110b	
7	Set Adv. Program Control	0	0	0	0	1	1	0	0	0	R	Set APC[R][7:0],	N/A	
Ľ	(double byte command)	0	0	#	#	#	#	#	#	#	#	R = 0, or 1	IN/A	
8	Set Scroll Line	0	0	0	1	#	#	#	#	#	#	Set SL[5:0]	0	
9	Set Page Address	0	0	1	0	1	1	#	#	#	#	Set PA[3:0]	0	
10	Birto	0	0	1	0	0	0	0	0	0	1	Set PM[7:0]	C0H	
	(double-byte command)	U	U	#	#	#	#	#	#	#	#	Get i M[i.o]	COLL	
11	Set Partial Display Control	0	0	1	0	0	0	0	1	0	#	Set LC[4]	0b	
12	Set RAM Address Control	0	0	1	0	0	0	1	#	#	#	Set AC[2:0]	001b	
13		0	0	1	0	1	0	0	0	0	#	Set LC[3]	0b	
14	Set All-Pixel-ON	0	0	1	0	1	0	0	1	0	#	Set DC[1]	0b	
15	Set Inverse Display	0	0	1	0	1	0	0	1	1	#	Set DC[0]	0b	
16	Set Display Enable	0	0	1	0	1	0	1	1	1	#	Set DC[2]	0b	
17	Set LCD Mapping Control	0	0	1	1	0	0	0	#	#	0	Set LC[2:1]	00b	
18	System Reset	0	0	1	1	1	0	0	0	1	0	System Reset	N/A	
19	NOP	0	0	1	1	1	0	0	0	1	1	No operation	N/A	
20	Set Test Control	0	0	1	1	1	0	0	1		Т	For testing only.	N/A	
	(double-byte command)	Ľ	Ľ	#	#	#	#	#	#	#	#	Do not use.	14// (	
21	Set LCD Bias Ratio	0	0	1	1	1	0	1	0	#	#	Set BR[1:0]	11b: 9	
22	Set COM End	0	0	1	1	1	1	0	0	0	1	Set CEN[6:0]	63	
	CCC CONTENT	Ŭ	Ľ	-	#	#	#	#	#	#	#	OCT OET ([0:0]		
23	Set Partial Display Start	0	0	1	1	1	1	0	0	1	0	Set DST[6:0]	0	
	oct i artial Bisplay Start	Ľ	Ľ	-	#	#	#	#	#	#	#	000 000 1 [0.0]		
24	Set Partial Display End	0	0	1	1	1	1	0	0	1	1	Set DEN[6:0]	63	
Ľ	Sec. artial Biopia, Ella				#	#	#	#	#	#	#			
		Sei	rial Re	ad C	omma	nd (E	nable	d onl	y in S	8/S9 I	mode	)		
25	Read Data Byte	1	0	1	1	1	1	1	1	1	1	Read until chip	N/A	
23	Neau Dala Dyle	1	1	#	#	#	#	#	#	#	#	disabled	N/A	
26	Get Status	0	0	1	1	1	1	1	1	1	0	Get status till chip	N/A	
	Oct Otatus	0	1	MX	MY	WA	DE	Prod_	_ code	0	Ver	disabled	13/73	

<sup>\*</sup> Other than commands listed above, all other bit patterns result in NOP (No Operation).

### **COMMAND DESCRIPTION**

### 1. Write Data Byte to Memory

Action	C/D	W/R	D7	D6	D5	D4	D3	D2	D1	D0
Write data	1	0	8-bit data write to SRAM							

### 2. Read Data Byte from Memory

Action	C/D	W/R	D7	D6	D5	D4	D3	D2	D1	D0
Read data	1	1	8-bit data read from SRAM							

Write/Read Data Byte (Command 1,2) access Display Data RAM based on Page Address (PA) register and Column Address (CA) register. To minimize bus interface cycles, PA and CA will increase or decrease automatically after each bus cycle, depending on the setting of Access Control (AC) registers. PA and CA can also be programmed directly by issuing *Set Page Address* and *Set Column Address* commands.

If  $\underline{\mathsf{Wrap}}$ - $\underline{\mathsf{Around}}$  (WA) is OFF (AC[0] = 0), CA will stop increasing after reaching the end of the page, and system programmers need to set the values of PA and CA explicitly. If WA is ON (AC[0]=1), when CA reaches the end of the page, CA will be reset to 0 and PA will increase or decrease by 1, depending on the setting of  $\underline{\mathsf{Page}}$  Increment  $\underline{\mathsf{Direction}}$  (PID, AC[2]). When PA reaches the boundary of RAM, PA will be wrapped around to the other end of RAM and continue. (See command 30, Window Programming, for more details)

#### 3. Get Status

Action	C/D	W/R	D7	D6	D5	D4	D3	D2	D1	D0
Get Status	0	1	ID	MX	MY	WA	DE	0	0	0
Get Status	0	1	Р	roduc	t Coc	le	Ver	0	0	0

### Status1 definitions:

ID: Provide access to ID pins connection status.

MX: Status of register LC[1], mirror X.

MY: Status of register LC[2], mirror Y.

WA: Status of register AC[0]. Automatic column/row wrap around.

DE: Display Enable flag. DE=1 when display is enabled.

### Status2 definitions:

Product Code: production identification. Default: 0110b.

Ver: IC Version, 0~ 1.

### 4. Set Column Address

Action	C/D	W/R	D7	D6	D5	D4	D3	D2	D1	D0
Set Column Address LSB CA[3:0]	0	0	0	0	0	0	CA3	CA2	CA1	CA0
Set Column Address MSB CA[7:4]	0	0	0	0	0	1	CA7	CA6	CA5	CA4

Set the SRAM column address before Write/Read memory from host interface.

CA value range: 0~131



### 5. Set Temperature Compensation

Action	C/D	W/R	D7	D6	D5	D4	D3	D2	D1	D0
Set Temperature Comp. TC[1:0]	0	0	0	0	1	0	0	1	TC1	TC0

Set V<sub>BIAS</sub> temperature compensation coefficient (%-per-degree-C)

Temperature compensation curve definition:

**00b= -0.05%/°C** 01b= -0.10%/°C 10b= -0.15%/°C 11b= -0.00%/°C

### 6. Set Power Control

Action	C/D	W/R	D7	D6	D5	D4	D3	D2	D1	D0
Set Power Control PC[2:0]	0	0	0	0	1	0	1	PC2	PC1	PC0

Set PC[0] according to the capacitance loading of LCD panel.

Panel loading definition: **0b** :  $\leq$  **15nF** 1b : 15~24nF

Set PC[2:1] to program the build-in charge pump stages.

00b = External  $V_{LCD}$  11b = Internal  $V_{LCD}$  (x7)

### 7. Set Advanced Program Control

Action	C/D	W/R	D7	D6	D5	D4	D3	D2	D1	D0
Set Adv. Program Control	0	0	0	0	1	1	0	0	0	R
APC[R][7:0](Double byte command)	0	0		Д	PC re	egiste	r para	amete	er	


For UltraChip only. Please Do NOT use.

### 8. Set Scroll Line

Action	C/D	W/R	D7	D6	D5	D4	D3	D2	D1	D0
Set Scroll Line SL[5:0]	0	0	0	1	SL5	SL4	SL3	SL2	SL1	SL0

Set the scroll line number.

Scroll line setting will scroll the displayed image up by SL rows. Icon output CIC will not be affected by <code>SetScroll Line</code> command.



### 9. Set Page Address

Action	C/D	W/R	D7	D6	D5	D4	D3	D2	D1	D0
Set Page Address	0	0	1	0	1	1	PA3	PA2	PA1	PA0

Set the SRAM page address before write/read memory from host interface. Each page of SRAM corresponds to 8 COM lines on LCD panel, except for the last page. The last page corresponds to the icon output CIC.

Possible value = 0~8.

### 10. Set V<sub>BIAS</sub> Potentiometer

Action	C/D	W/R	D7	D6	D5	D4	D3	D2	D1	D0
Set V <sub>BIAS</sub> Potentiometer PM [7:0]	0	0	1	0	0	0	0	0	0	1
(Double byte command)	0	0	PM7	PM6	PM5	PM4	РМ3	PM2	PM1	PM0

Program V<sub>BIAS</sub> Potentiometer (PM[7:0]). See section LCD Voltage Setting for more detail.

Effective range: 0 ~ 255

### 11. Set Partial Display Control

Action	C/D	W/R	D7	D6	D5	D4	D3	D2	D1	D0
Set Partial Display Enable LC [4]	0	0	1	0	0	0	0	1	0	LC4

This command is used to enable partial display function.

LC[4]: **0**b: Disable Partial Display, Mux-Rate = CEN+1 (DST, DEN not used.)

1b: Enable Partial Display, Mux-Rate = DEN-DST+1

#### 12. Set RAM Address Control

Action	C/D	W/R	D7	D6	D5	D4	D3	D2	D1	D0
Set AC [2:0]	0	0	1	0	0	0	1	AC2	AC1	AC0

Program registers AC[2:0] for RAM address control. It controls the auto-increment behavior of CA and PA.

AC[0] - WA, Automatic column/page wrap around.

0: CA or PA (depends on AC[1]= 0 or 1) will stop increasing after reaching boundary

1: CA or PA (depends on AC[1]= 0 or 1) will restart, and CA or PA will increase by one.

AC[1] - Auto-Increment order

0 : column (CA) increasing (+1) first until CA reach CA boundary, then PA will increase by (+/-1).

1 : page (PA) increasing (+/-1) first until PA reach PA boundary, then CA will increase by (+1).

AC[2] – PID, page address (PA) auto increment direction (0/1 = +/- 1)

When WA=1 and CA reaches CA boundary, PID controls whether page address will be adjusted by +1 or -1.

### 13. Set Frame Rate

Action	C/D	W/R	D7	D6	D5	D4	D3	D2	D1	D0
Set Frame Rate LC [3]	0	0	1	0	1	0	0	0	0	LC3

Program LC [3] for frame rate setting

**0b: 80 fps** 1b: 100 fps (fps: frame-per-second)



#### 14. Set All Pixel ON

High-Voltage Mixed-Signal IC

Action	C/D	W/R	D7	D6	D5	D4	D3	D2	D1	D0
Set All Pixel ON DC [1]	0	0	1	0	1	0	0	1	0	DC1

Set DC[1] to force all SEG drivers to output ON signals. This function has no effect on the existing data stored in display RAM.

### 15. Set Inverse Display

Action	C/D	W/R	D7	D6	D5	D4	D3	D2	D1	D0
Set Inverse Display DC [0]	0	0	1	0	1	0	0	1	1	DC0

Set DC[0] to force all SEG drivers to output the inverse of the data (bit-wise) stored in display RAM. This function has no effect on the existing data stored in display RAM.

### 16. Set Display Enable

Action	C/D	W/R	D7	D6	D5	D4	D3	D2	D1	D0
Set Display Enable DC[2]	0	0	1	0	1	0	1	1	1	DC2

This command is for programming register DC[2]. When DC[2] is set to 1, UC1601s will first exit from sleep mode, restore the power and then turn on COM drivers and SEG drivers.

### 17. Set LCD Mapping Control

Action	C/D	W/R	D7	D6	D5	D4	D3	D2	D1	D0
Set LCD Control LC[2:1]	0	0	1	1	0	0	0	MY	MX	0

Set LC[2:1] for COM (row) mirror (MY), SEG (column) mirror (MX).

MY is implemented by reversing the mapping order between RAM and COM (row) electrodes. The data stored in RAM is not affected by MY command. MY will have immediate effect on the display image.

MX is implemented by selecting the CA or 50-CA as write/read (from host interface) display RAM column address so this function will only take effect after rewriting the RAM data.

### 18. System Reset

Action	C/D	W/R	D7	D6	D5	D4	D3	D2	D1	D0
System Reset	0	0	1	1	1	0	0	0	1	0

This command will activate the system reset.

Control register values will be reset to their default values. Data store in RAM will not be affected.

#### 19. NOP

Action	C/D	W/R	D7	D6	D5	D4	D3	D2	D1	D0
No Operation	0	0	1	1	1	0	0	0	1	1

This command is used for "no operation".

#### 20. Set Test Control

Action	C/D	W/R	D7	D6	D5	D4	D3	D2	D1	D0
Set TT	0	0	1	1	1	0	0	1	Т	Т
(Double byte command)	0	0			Tes	ting p	aram	eter		

This command is used for UltraChip production testing. Please do NOT use.

### 21. Set LCD Bias Ratio

Action	C/D	W/R	D7	D6	D5	D4	D3	D2	D1	D0
Set Bias Ratio BR [1:0]	0	0	1	1	1	0	1	0	BR1	BR0

Bias ratio definition:

00b= 6 01b= 7 10b= 8 **11b= 9** 

### 22. Set COM End

Action	C/D	W/R	D7	D6	D5	D4	D3	D2	D1	D0
Set CEN [6:0]	0	0	1	1	1	1	0	0	0	1
(Double-byte command)	0	0	-		CEI	V regi	ster p	aram	eter	

This command programs the ending COM electrode. CEN defines the number of used COM electrodes, and it should correspond to the number of pixel-rows in the LCD. When the LCD has less than 64 pixel rows, the LCM designer should set CEN to N-I (where N is the number of pixel rows) and use COM1 through COM-N as COM driver electrodes.



### 23. Set Partial Display Start

High-Voltage Mixed-Signal IC

Action	C/D	W/R	D7	D6	D5	D4	D3	D2	D1	D0
Set DST [6:0]	0	0	1	1	1	1	0	0	1	0
(Double-byte command)	0	0	-		DS	T regi	ster p	aram	eter	

This command programs the starting COM electrode, which has been assigned a full scanning period and will output an active COM scanning pulse.

### 24. Set Partial Display End

Action	C/D	W/R	D7	D6	D5	D4	D3	D2	D1	D0
Set DEN [6:0]	0	0	1	1	1	1	0	0	1	1
(Double-byte command)	0	0	-		DEI	V regi	ster p	aram	eter	


This command programs the ending COM electrode, which has been assigned a full scanning period and will output an active COM scanning pulse.

CEN, DST, and DEN are 0-based index of COM electrodes. They control only the COM electrode activity, and do not affect the mapping of display RAM to each COM electrodes. The image displayed by each pixel row is therefore not affected by the setting of these three registers.

When LC[4]=1b, the Mux-Rate is narrowed down to DST-DEN+1. When MUX rate is reduced, reduce the frame rate accordingly to reduce power. Changing MUX rate also require BR and V<sub>LCD</sub> to be reduced.

For minimum power consumption, set LC[4]=1b, set (DST, DEN, CEN) to minimize Mux rate, use slowest frame rate which satisfies the flicker requirement, set PC[0]=0b, and use lowest BR, lowest V<sub>LCD</sub> which satisfies the contrast requirement. When Mux-Rate is under 16, it is recommended to set BR=6 for optimum power saving.

In either case, DST/DEN defines a small subsection of the display which will remain active while shutting down all the rest of the display to conserve energy.



# Serial Read Command (Enable only in S8/S9 mode):

# 25. Read Data Byte from Memory

Action	C/D	W/R	D7	D6	D5	D4	D3	D2	D1	D0
Read data	1	1	1	1	1	1	1	1	1	1
Neau data	•	'		8-b	it Da	ta rea	d fror	n SR	٩M	

### 26. Get Status

Action	C/D	W/R	D7	D6	D5	D4	D3	D2	D1	D0
Get Status	0	1	1	1	1	1	1	1	1	0
Get Status	U	'	MX	MY	WA	DE	Prod_	Code	0	Ver

High-Voltage Mixed-Signal IC

### **LCD VOLTAGE SETTING**

#### **MULTIPLEX RATES**

Multiplex Rate is completely software programmable in UC1601s via registers CEN, DST, DEN, and partial display control flags LC[4].

Combined with low power partial display mode and a low bias ratio of 6, UC1601s can support wide variety of display control options. For example, when a system goes into stand-by mode, a large portion of LCD screen can be turned off to conserve power.

#### **BIAS RATIO SELECTION**

Bias Ratio (BR) is defined as the ratio between  $V_{LCD}$  and  $V_{BIAS}$ , i.e.

$$BR = V_{LCD}/V_{BIAS}$$

where  $V_{BIAS} = V_{B1+} - V_{B1-} = V_{B0+} - V_{B0-}$ 

The theoretical optimum  $Bias\ Ratio\ can$  be estimated by  $\sqrt{Mux}+1$ . BR of value 15~20% lower/higher than the optimum value calculated above will not cause significant visible change in image quality.

UC1601s supports four *BR* as listed below. BR can be selected by software program.

BR	0	1	2	3
Bias Ratio	6	7	8	9

Table 1: Bias Ratios

#### **TEMPERATURE COMPENSATION**

Four different temperature compensation coefficients can be selected via software. The four coefficients are given below:

TC	0	1	2	3
% per °C	-0.05	-0.10	-0.15	-0.00

Table 2: Temperature Compensation

#### VICD GENERATION

 $V_{LCD}$  may be supplied either by internal charge pump or by external power supply. The source of  $V_{LCD}$  is controlled by PC[2:1].

When  $V_{LCD}$  is generated internally, the voltage level of  $V_{LCD}$  is determined by three control registers: BR (Bias Ratio), PM (Potentiometer), and TC (Temperature Compensation), with the following relationship:

$$V_{LCD} = (C_{V0} + C_{PM} \times PM) \times (1 + (T - 25) \times C_T\%)$$

#### where

 $C_{VO}$  and  $C_{PM}$  are two constants, whose value depends on the setting of BR register, as illustrated in the table on the next page,

PM is the numerical value of PM register,

T is the ambient temperature in  ${}^{\circ}C$ , and

 $C_T$  is the temperature compensation coefficient as selected by TC register.

### **V<sub>LCD</sub> FINE TUNING**


Black-and-white STN LCD is sensitive to even a 1% mismatch between IC driving voltage and the  $V_{\text{OP}}$  of LCD. However, it is difficult for LCD makers to guarantee such high precision matching of parts from different venders. It is therefore necessary to adjust  $V_{\text{LCD}}$  to match the actual  $V_{\text{OP}}$  of the LCD.

For the best result, software based approach for  $V_{\text{LCD}}$  adjustment is the recommended method for  $V_{\text{LCD}}$  fine-tuning. System designers should always consider the contrast fine tuning requirement before finalizing on the LEM design

### LOAD DRIVING STRENGTH

The power supply circuit of UC1601s is designed to handle LCD panels with loading up to ~24nF using 20- $\Omega$ /Sq ITO glass with V<sub>DD2/3</sub>  $\geq$  2.4V. For larger LCD panels, use lower resistance ITO glass packaging.

# **V<sub>LCD</sub> QUICK REFERENCE**



 $V_{\text{LCD}}$  Programming Curve.

BR	Cvo (V)	С <sub>РМ</sub> (mV)	PM	VLCD Range (V)	
6	4.800	12.24	0	4.80	
	4.000	12.24	255	7.92	
7	5.600	14.28	0	5.60	
<b>'</b>	5.000	14.20	255	9.24	
Q	6.400	8 6.400	16.32	0	6.40
8	0.400	10.32	255	10.56	
9	9 7.200	18.36	0	7.20	
9	7.200	10.30	234	11.50	

### Note:

- 1. For good product reliability, keep  $V_{\text{LCD}}$  under **11.5V** over all temperature.
- 2. The integer values of BR above are for reference only and may have slight shift.

High-Voltage Mixed-Signal IC

### HI-V GENERATOR AND BIAS REFERENCE CIRCUIT




FIGURE 1: Reference circuit using internal Hi-V generator circuit

### Note

Sample component values: (The illustrated circuit and component values are for reference only. Please optimize for specific requirements of each application.)

 $C_{\text{Bx}}\colon \ 2.2\ \mu\text{F/5V}$  or 300x LCD load capacitance, whichever is higher.

 $C_L$ : 330nF(25V) is appropriate for most applications.

 $R_L\colon \ 3.3\text{~-}10M\ \Omega$  to act as a draining circuit when  $V_{DD}$  is shut down abruptly.

### LCD DISPLAY CONTROLS

#### **CLOCK & TIMING GENERATOR**

UC1601s contains a built-in system clock. All required components for the clock oscillator are built-in. No external parts are required.

Two different frame rates are provided for system design flexibility. The frame rate is controlled by register LC[3]. When Mux-Rate is above 34, Frame rate: 80 fps and 100 fps.

When Mux-Rate is lowered to 33, and 16, frame rate will be scaled down automatically by 2 and 4 times to reduce power consumption.

Choose lower frame rate for lower power, and choose higher frame rate to improve LCD contrast and minimize flicker.

#### **DRIVER MODES**

COM and SEG drivers can be in either Idle mode or Active mode, controlled by Display Enable flag (DC[2]). When SEG and COM drivers are in idle mode, they will be connected together to ensure zero DC condition on the LCD.

### **DRIVER ARRANGEMENTS**

The naming conventions are: COMx, where  $x = 1\sim64$ , refers to the row driver for the x-th row of pixels on the LCD panel.

The mapping of COM(x) to LCD pixel rows is fixed and it is not affected by SL, CEN, DST, DEN, MX or MY settings.

#### **DISPLAY CONTROLS**

There are three groups of display control flags in the control register DC: Driver Enable (DE), All-Pixel-ON (APO) and Inverse (PXV). DE has the overriding effect over PXV and APO.

### DRIVER ENABLE (DE)

Driver Enable is controlled by the value of DC[2] via Set Display Enable command. When DC[2] is set to OFF (logic "0"), both COM and SEG drivers will become idle and UC1601s will put itself into Sleep Mode to conserve power.

When DC[2] is set to ON, the DE flag will become "1",and UC1601s will first exit from Sleep Mode, restore the power ( $V_{LCD}$ ,  $V_D$  etc.) and then turn on COM and SEG drivers.

### ALL PIXELS ON (APO)

When set, this flag will force all SEG drivers to output ON signals, disregarding the data stored in the display buffer.

This flag has no effect when Display Enable is OFF and it has no effect on data stored in RAM.

#### INVERSE (PXV)

When this flag set to ON, SEG drivers will output the inverse of the value it received from the display buffer RAM (bit-wise inversion). This flag has no impact on data stored in RAM.

### PARTIAL DISPLAY

UC1601s provides flexible control of Mux Rate and active display area. Please refer to commands Set COM End, Set Partial Display Start, and Set Partial Display End for more detail.



### ITO LAYOUT AND LC SELECTION

Since COM scanning pulses of UC1601s can be as short as  $153\mu S$ , it is critical to control the RC delay of COM and SEG signal to minimize crosstalk and maintain good mass production consistency.

### **COM TRACES**

Excessive COM scanning pulse RC decay can cause fluctuation of contrast and increase COM direction crosstalk.

Please limit the worst case of COM signals RC delay (RC<sub>MAX</sub>) as calculated below

$$(R_{ROW} / 2.7 + R_{COM}) \times C_{ROW} < 9.23 \mu S$$

where

 $C_{ROW}$ : LCD loading capacitance of one row of pixels. It can be calculated by  $C_{LCD}/Mux-Rate$ , where  $C_{LCD}$  is the LCD panel capacitance.

R<sub>ROW</sub>: ITO resistance over one row of pixels within the active area

R<sub>COM</sub>: COM routing resistance from IC to the active area + COM driver output impedance.

In addition, please limit the min-max spread of RC decay to be:

$$|RC_{MAX} - RC_{MIN}| < 2.76 \mu S$$

so that the COM distortions on the top of the screen to the bottom of the screen are uniform.

(Use worst case values for all calculations)

### **SEG TRACES**

Excessive SEG signal RC decay can cause image dependent changes of medium gray shades and sharply increase the crosstalk of SEG direction.

For good image quality, please minimize SEG ITO trace resistance and limit the worst case of SEG signal RC delay as calculated below.

$$(R_{COL}/2.7 + R_{SEG}) \times C_{COL} < 6.30 \mu S$$

where

 $C_{COL}$ : LCD loading capacitance of one pixel column. It can be calculated by  $C_{LCD}$  / (# of column), where  $C_{LCD}$  is the LCD panel capacitance.

R<sub>COL</sub>: ITO resistance over one column of pixels within the active area

R<sub>SEG</sub>: SEG routing resistance from IC to the active area + SEG driver output impedance.

(Use worst case values for all calculations)

#### SELECTING LIQUID CRYSTAL

The selection of LC material is crucial to achieve the optimum image quality of finished LCM.

When  $(V_{90}-V_{10})/V_{10}$  is too large, image contrast will deteriorate, and images will look murky and dull.

When  $(V_{90}-V_{10})/V_{10}$  is too small, image contrast will become too strong, and crosstalk will increase.

For the best result, it is recommended the LC material has the following characteristics:

$$(V_{90}-V_{10})/V_{10} = (V_{ON}-V_{OFF})/V_{OFF} \times 0.72 \sim 0.80$$

where  $V_{90}$  and  $V_{10}$  are the LC characteristics, and  $V_{ON}$  and  $V_{OFF}$  are the ON and OFF  $V_{RMS}$  voltage produced by LCD driver IC at the specific Mux-rate.

Two examples are provided below:

Duty	Bias	V <sub>ON</sub> /V <sub>OFF</sub> -1	x0.80	x0.72
1/65	1/9	10.6%	9.6%	7.5%
1/65	1/8	10.5%	9.5%	7.4%




FIGURE 2: COM and SEG Electrode Driving Waveform



### **HOST INTERFACE**

As summarized in the table below, UC1601s supports two 8-bit parallel bus protocols and two serial bus protocols. Designers can choose either the 8-bit parallel bus to achieve high data transfer rate, or use serial bus to create compact LCD modules and minimize connector pins.

		Bus Type				
		8080	6800	S8(4wr)	S9(3wr)	l <sup>2</sup> C(2wr)
	Width	8-bit	8-bit	Serial		
	Access	Read / Write		Write only R / W		R/W
	BM[1:0]	10	11	00	01	01
Pins	{DB[7], DB[6]}	Data	Data	10	10	11
	CS[1:0]		Chip	Select A[3:2]		
Data	CD	Control/Data		0		0
∞	WR0	$\overline{WR}$	R/W	0		
Control	WR1	RD	EN			
ပိ	DB[1,2,4,5,6,7]	Data		-		
	DB[0:3]	Data		DB[0]=SCK, DB[3]=SDA		

<sup>\*</sup> Connect unused control pins and data bus pins to  $V_{\text{DD}}$  or  $V_{\text{SS}}$ 

	CS Disable Interface	CS Init. Bus State	CD 1⇔0 Init. Bus State	RESET Init. Bus State	RESET Init. Color Mapping
8-bit	✓	_	✓	✓	✓
S8 or S9	✓	✓	_	✓	✓
I <sup>2</sup> C	_	_	_	✓	✓

- CS disable bus interface CS can be used to disable Bus Interface Write / Read Access.
- CD refers to CD transitions within valid CS window. CD = 0 means write command or read status.
- CS / CD Sync / RESET can be used to initialize bus state machine (like 8-bit / S8 / S9).
- RESET can be pin reset / soft reset / power on reset.

Table 3: Host interfaces Summary

### **PARALLEL INTERFACE**

The timing relationship between UC1601s internal control signal RD, WR and their associated bus actions are shown in the figure below.

The Display RAM read interface is implemented as a two-stage pipeline. This architecture requires that, every time memory address is modified, either in parallel mode or serial mode, by either Set CA or

Set PA command, a dummy read cycle need to be performed before the actual data can propagate through the pipeline and be read from data port D[7:0].

There is no pipeline in write interface of Display RAM. Data is transferred directly from bus buffer to internal RAM on the rising edges of write pulses.




Figure 3: Parallel Interface & Related Internal Signals

High-Voltage Mixed-Signal IC

#### SERIAL INTERFACE

UC1601s supports three serial modes, one 4-wire SPI mode (S8), one 3-wire SPI mode (S9) and one 2-wire SPI mode ( $I^2C$ ). Bus interface mode is determined by the wiring of the BM[1:0] and DB[7:6]. See table in last page for more detail.

### S8 (4-wire) Interface

Only write operations are supported in 4-wire serial mode. Pin CS[1:0] are used for chip select and bus cycle reset. Pin CD is used to determine the content of the data been transferred. During each write cycle, 8 bits of data, MSB first, are latched on eight rising SCK edges into an 8-bit data holder.

If CD=0, the data byte will be decoded as command. If CD=1, this 8-bit will be treated as data and transferred to proper address in the Display Data RAM on the rising edge of the last SCK pulse.

Pin CD is examined when SCK is pulled low for the LSB (D0) of each token.




Figure 4.a: 4-wire Serial Interface (S8)

### S9 (3-WIER) INTERFACE

Only write operations are supported in 3-wire serial mode. Pin CS[1:0] are used for chip select and bus cycle reset. On each write cycle, the first bit is CD, which determines the content of the following 8 bits of data, MSB first. These 8 command or data bits are latched on rising SCK edges into an 8-bit data holder. If CD=0, the data byte will be decoded as command. If CD=1, this 8-bit will be treated as data

and transferred to proper address in the Display Data RAM at the rising edge of the last SCK pulse.

By sending CD information explicitly in the bit stream, control pin CD is not used, and should be connected to either  $V_{DD}$  or  $V_{SS}$ .

The toggle of CS0 (or CS1) for each byte of data/command is recommended but optional.




Figure 4.b: 3-wire Serial Interface (S9)


### I<sup>2</sup>C (2-WIRE) INTERFACE

When BM[1:0] is set to "LH" and D[7:6] is set to "HH", UC1601s is configured as an I<sup>2</sup>C bus signaling protocol compliant slave device. Please refer to I<sup>2</sup>C standard for details of the bus signaling protocol, and AC Characteristic section for timing parameters of UltraChip implementation.

In this mode, pins CS[1:0] become A[3:2] and is used to configure UC1601s' device address. Proper wiring to  $V_{DD}$  or  $V_{SS}$  is required for the IC to operate properly for  $I^2C$  mode.

Each UC1601s I<sup>2</sup>C interface sequence starts with a "S" (Start) from the bus master, followed by a sequence header, containing a device address, the mode of transfer (CD, 0:Control, 1:Data), and the direction of the transfer (RW, 0:Write, 1:Read).

Since both WR and CD are expressed explicitly in the header byte, the control pins WR[1:0] and CD are not used in  $I^2C$  mode and should be connected to  $V_{SS}$ .



The direction (read or write) and content type (command or data) of the data bytes following each header byte are fixed for the sequence. To change the direction ( $R\Leftrightarrow W$ ) or the content type ( $C\Leftrightarrow D$ ), start a new sequence with a START (S) flag, followed by a new header.


After receiving the header, the UC1601s will send out a "A" (Acknowledge signal). Then, depends on the setting of the header, the transmitting device (either the bus master or UC1601s) will start placing data bits on SDA, MSB to LSB, and the sequence will repeat until a STOP signal (P, in WRITE mode), or an N (Not Acknowledged, in READ mode) is sent by the bus master.

©1999~2007

High-Voltage Mixed-Signal IC

When using I<sup>2</sup>C serial mode, if command System Reset is to be written, the writing sequence must be finished (STOP) before succeeding data or commands start. The flow chart on the right shows a writing sequence with a "System Reset" command.

Note that, for data read (CD=1), the first byte of data transmitted will be dummy.



### HOST INTERFACE REFERENCE CIRCUIT




FIGURE 5: 8080/8bit parallel mode reference circuit




FIGURE 6: 6800/8bit parallel mode reference circuit




FIGURE 7: Serial-8 serial mode reference circuit




FIGURE 8: Serial-9 serial mode reference circuit




FIGURE 9: I<sup>2</sup>C serial mode reference circuit

### Note

- The ID pins are for production control. The connection will affect the content of D[7] of the 1st byte of the Get Status command. Connect to V<sub>DD</sub> for "H" or V<sub>SS</sub> for "L".
- RST pin is optional. When the RST pin is not used, connect it to V<sub>DD</sub>.
- When using I<sup>2</sup>C serial mode, CS1/0 are user configurable and affect A[3:2] of device address.
- R1, R2:  $2k \sim 10k \Omega$ , use lower resistor for bus speed up to 3.6MHz, use higher resistor for lower power.



### **DISPLAY DATA RAM (DDRAM)**

#### **DATA ORGANIZATION**

The input display data is stored to a dual port static DDRAM (DDRAM, for Display Data RAM) organized as 65x132.

After setting CA and RA, the subsequent data write cycle will store the data for the specified pixel to the proper memory location.

Please refer to the map in the following page between the relation of COM, SEG, SRAM, and various memory control registers.

#### DISPLAY DATA RAM ACCESS

The Display RAM is a special purpose dual port RAM which allows asynchronous access to both its column and row data. Thus, RAM can be independently accessed both for Host Interface and for display operations.

#### DISPLAY DATA RAM ADDRESSING

A Host Interface (HI) memory access operation starts with specifying Row Address (RA) and Column Address (CA) by issuing *Set Row Address* and *Set Column Address* commands.

If wrap-around (WA, AC[0]) is OFF (0), CA will stop increasing after reaching the end of row (131), and system programmers need to set the values of PA and CA explicitly.

If WA is ON (1), when CA reaches end of page, CA will be reset to 0 and PA will increase or decrease, depending on the setting of row Increment Direction (PID, AC[2]). When PA reaches the boundary of RAM (i.e. PA = 0 or 7), PA will be wrapped around to the other end of RAM and continue.

#### **MX IMPLEMENTATION**

Column Mirroring (MX) is implemented by selecting either (CA) or (131–CA) as the RAM column address. Changing MX affects the data written to the RAM.

Since MX has no effect of the data already stored in RAM, changing MX does not have immediate effect on the displayed pattern. To refresh the display, refresh the data stored in RAM after setting MX.

#### Row Mapping

COM electrode scanning orders are not affected by Start Line (SL), Fixed Line (FLT & FLB) or Mirror Y (MY, LC[3]). Visually, register SL having a non-zero value is equivalent to scrolling the LCD display up or down (depends on MY) by *SL* rows.

#### **RAM ADDRESS GENERATION**

The mapping of the data stored in the display SRAM and the scanning electrodes can be obtained by combining the fixed Rm scanning sequence and the following RAM address generation formula.

During the display operation, the RAM line address generation can be mathematically represented as following:

For the 1st line period of each field

Line = SL

Otherwise

Line = Mod(Line+1, 64)

Where Mod is the modular operator, and *Line* is the bit slice line address of RAM to be outputted to column drivers. Line 0 corresponds to the first bit-slice of data in RAM.

The above *Line* generation formula produce the "loop around" effect as it effectively resets *Line* to 0 when *Line+1* reaches *64*.

### **MY IMPLEMENTATION**

Row Mirroring (MY) is implemented by reversing the mapping order between row electrodes and RAM, i.e. the mathematical address generation formula becomes:

For the 1<sup>st</sup> line period of each field

Line = Mod(SL + MR -1, 64)

Otherwise

Line = Mod(Line-1, 64)

Visually, the effect of MY is equivalent to flipping the display upside down. The data stored in display RAM is not affected by MY.

PA[3:0]	0	Line AddeCss																M' SL=0	Y=0 SL=16	SL=0	M\ SL=0	/=1 SL=25	SL=25
[]	D0	00H	1			Г	1	1										C1	C49	C64	C48	C25	C9
	D1	01H	1															C2	C50	C63	C47	C24	C8
	D2	02H	1															C3	C51	C62	C46	C23	C7
0000	D3	03H										Page 0						C4	C52	C61	C45	C22	C6
	D4	04H										. age o						C5	C53	C60	C44	C21	C5
	D5	05H		ш														C6	C54	C59	C43	C20	C4
	D6	06H		ш														C7	C55	C58	C42	C19	C3
	D7	07H	l	ш													$\blacksquare$	C8	C56	C57	C41	C18	C2
	D0 D1	08H 09H	1 1	Н	$\vdash$								-					C9	C57	C56	C40	C17	C1
	D2	0AH	H	Н	H								$\vdash$					C10 C11	C58 C59	C55 C54	C39 C38	C16 C15	
	D3	0BH	H	Н	H													C12	C60	C54	C37	C14	
0001	D4	0CH	ı	Н	$\vdash$							Page 1						C13	C61	C52	C36	C13	
	D5	0DH	1	П														C14	C62	C51	C35	C12	
	D6	0EH	1															C15	C63	C50	C34	C11	
	D7	0FH	1															C16	C64	C49	C33	C10	
	D0	10H																C17	C1	C48	C32	C9	
	D1	11H		ш	ш													C18	C2	C47	C31	C8	
	D2	12H	l	ш	ш													C19	C3	C46	C30	C7	
0010	D3	13H	H	Н	ш	_						Page 2	$\vdash$				Ш	C20	C4	C45	C29	C6	
	D4	14H	ı	Н	$\vdash$	⊢	<u> </u>	<u> </u>	<b>-</b>			-	$\vdash$				$oldsymbol{\sqcup}$	C21	C5	C44	C28	C5	
	D5 D6	15H 16H		Н	$\vdash$	$\vdash$		-	H	Н	H		Н	Н	$\dashv$	_	Н	C22	C6 C7	C43	C27 C26	C4 C3	
	D7	17H	ı	Н	Н													C24	C8	C41	C25	C2	
	D0	18H	1	H	П	Н	$\vdash$	$\vdash$	H				Н		$\dashv$	-	$\vdash$	C25	C9	C40	C24	C1	
	D1	19H	1	П	П	Г	Г	Г	П		П		П				П	C26	C10	C39	C23	C64	C48*
	D2	1AH	1															C27	C11	C38	C22	C63	C47
0011	D3	1BH										Page 3						C28	C12	C37	C21	C62	C46
0011	D4	1CH										rage 3						C29	C13	C36	C20	C61	C45
	D5	1DH		Ш	ш													C30	C14	C35	C19	C60	C44
	D6	1EH	ı	ш	ш													C31	C15	C34	C18	C59	C43
	D7	1FH	l	ш	$\vdash$													C32	C16	C33	C17	C58	C42
	D0 D1	20H 21H	l	Н	$\vdash$								$\vdash$			_		C33	C17	C32	C16 C15	C57 C56	C41 C40
	D1	21H	l	Н	$\vdash$			-				- ⊦	H					C34 C35	C18 C19	C30	C14	C55	C39
	D3	23H	1		$\vdash$													C36	C20	C29	C13	C54	C38
0100	D4	24H	1		$\blacksquare$							Page 4						C37	C21	C28	C12	C53	C37
	D5	25H	1	П														C38	C22	C27	C11	C52	C36
	D6	26H	1															C39	C23	C26	C10	C51	C35
	D7	27H																C40	C24	C25	C9	C50	C34
	D0	28H																C41	C25	C24	C8	C49	C33
	D1	29H	l	ш	ш													C42	C26	C23	C7	C48	C32
	D2	2AH	l	ш	$\vdash$													C43	C27	C22	C6	C47	C31
0101	D3 D4	2BH 2CH	l	Ш	$\vdash$							Page 5	$\vdash$					C44 C45	C28	C21	C5	C46	C30 C29
	D5	2DH	ı	Н	H								$\vdash$					C45	C29 C30	C20 C19	C4 C3	C45 C44	C29
	D6	2EH	ı	Н	Н								-					C47	C31	C18	C2	C43	C27
	D7	2FH	1	H	П	Н	$\vdash$	$\vdash$	Н		Н		Н				$\dashv$	C48	C32	C17	C1	C43	C26
	D0	30H	1															C49	C33	C16		C41	C25
	D1	31H																C50	C34	C15		C40	C24
	D2	32H		Ш				匚					Ц					C51	C35	C14		C39	C23
0110	D3	33H	l	ш	ш							Page 6						C52	C36	C13		C38	C22
	D4	34H	l	Ш	$\vdash$	<b>—</b>	<u> </u>	<u> </u>	<b>—</b>	$\vdash$	Щ		Щ	<b>—</b>		_	Щ	C53	C37	C12		C37	C21
	D5	35H	H	Н	$\vdash$	$\vdash$	<del> </del>	$\vdash$	$\vdash$	$\vdash$	$\vdash$		Н	$\vdash$	$\dashv$		Н	C54	C38	C11		C36	C20
	D6 D7	36H 37H	H	Н	$\vdash$	$\vdash$	$\vdash$	$\vdash$	H	$\vdash$	H		Н	$\vdash$	$\dashv$		Н	C55 C56	C39 C40	C10 C9		C35 C34	C19 C18
	D0	38H		H	Н	Н	$\vdash$	$\vdash$	$\vdash$				H	H	$\dashv$	-	$\vdash$	C57	C40	C8		C33	C17
	D1	39H	1	H	П	Н	$\vdash$	$\vdash$	Н		Н		Н		$\dashv$	_	$\vdash$	C58	C41	C7		C32	C16
	D2	3AH		Н				Т					П					C59	C43	C6		C31	C15
0111	D3	3BH		П								Page 7						C60	C44	C5		C30	C14
UIII	D4	3CH										Page 7						C61	C45	C4		C29	C13
	D5	3DH																C62	C46	C3		C28	C12
	D6	3EH		Ш	$\square$		$ldsymbol{oxed}$	oxdot	Ш				Ц				Ш	C63	C47	C2		C27	C11
1000	D7	3FH	l	ш	$\vdash$		_	_									ш	C64	C48	C1		C26	C10
1000	D0	40H	.	Ш	ш		<u> </u>	<u> </u>				Page 8						CIC	CIC	CIC	CIC 49	CIC 65	CIC 49
			ı				1	1	1				φ	6	0	_	~			65		UX	49
			0	EG1	SEG2	SEG3	SEG4	SEG5	SEG6	SEG7	SEG8		312	312	313	313	313				IVI		
		V	_	SE	SE	SE	SE	SE	SE	SE	SE		SEG128	SEG129	SEG130	SEG131	SEG132						
		××		2	_	0	6	ω,	7.	97	55								ı				
													10										
			_	EG132	EG131	SEG130	SEG129	SEG128	SEG127	SEG126	SEG125		SEG5	SEG4	SEG3	SEG2	SEG1						

Example for memory mapping: let MX = 0, MY = 0, SL = 0, according to the data shown in the above table:

⇒ Page 0 SEG 1: 00000111b⇒ Page 0 SEG 2: 11001100b

### **RESET & POWER MANAGEMENT**

### Types of Reset

UC1601s has two different types of Reset: Power-ON-Reset and System-Reset.

Power-ON-Reset is performed right after  $V_{DD}$  is connected to power. Power-On-Reset will first wait for about ~5mS, depending on the time required for  $V_{DD}$  to stabilize, and then trigger the System Reset.

System Reset can also be activated by software command or by connecting RST pin to ground.

In the following discussions, Reset means *System Reset*.

### **RESET STATUS**

When UC1601s enters RESET sequence:

- Operation mode will be "Reset"
- All control registers are reset to default values. Refer to Control Registers for details of their default values.

#### **OPERATION MODES**

UC1601s has three operating modes (OM): Reset, Sleep, Normal.

For each mode, the related statuses are as below:

Mode	Reset	Sleep	Normal
OM	00	10	11
Host Interface	Active	Active	Active
Clock	OFF	OFF	ON
LCD Drivers	OFF	OFF	ON
Charge Pump	OFF	OFF	ON
Draining Circuit	ON	ON	OFF

Table 4: Operating Modes

### **CHANGING OPERATION MODE**

In addition to Power-ON-Reset, two commands will initiate OM transitions:

Set Display Enable, and System Reset.

When DC[2] is modified by *Set Display Enable*, OM will be updated automatically. There is no other action required to enter power saving mode.

For maximum energy utilization, Sleep mode is designed to retain charges stored in external capacitors  $C_{B0}$ ,  $C_{B1}$ , and  $C_L$ . To drain these capacitors, use Reset command to activate the on-chip draining circuit..

Action	Mode	ОМ
Reset command RST_ pin pulled "L" Power ON reset	Reset	00
Set Driver Enable to "0"	Sleep	10
Set Driver Enable to "1"	Normal	11

Table 5: OM changes

Even though UC1601s consumes very little energy in Sleep mode (typically under  $2\mu A$ ); however, since all capacitors are still charged, the leakage through COM drivers may damage the LCD over the long term. It is therefore recommended to use Sleep mode only for brief Display OFF operations, such as full-frame screen updates, and to use RESET for extended screen OFF operations.

### EXITING SLEEP MODE

UC1601s contains internal logic to check whether  $V_{LCD}$  and  $V_{BIAS}$  are ready before releasing COM and SEG drivers from their idle states. When exiting Sleep or Reset mode, COM and SEG drivers will not be activated until UC1601s internal voltage sources are restored to their proper values.

### POWER-UP SEQUENCE

UC1601s power-up sequence is simplified by built-in "Power Ready" flags and by the automatic invocation of *System-Reset* command after *Power-ON-Reset*.

System programmer is required to wait for only  $5 \sim 10$  mS before starting to issue commands to UC1601s. No additional commands or waits are required between enabling of the charge pump, turning on the display drivers, writing to RAM or any other commands.

There's no delay needed while turning on  $V_{DD}$  and  $V_{DD2/3}$ , and either one can be turned on first.




FIGURE 10: Reference Power-Up Sequence

#### POWER-DOWN SEQUENCE

To prevent the charge stored in capacitors  $C_{\text{BX+}}$  and  $C_{\text{L}}$  from damaging the LCD when  $V_{\text{DD}}$  is switched off, use Reset mode to enable the built-in charge draining circuit to discharge these external capacitors.

The draining resistance is 1K for both  $V_{LCD}$  and  $V_B$ . It is recommended to wait  $3 \, x \, RC$  for  $V_{LCD}$  and  $1.5 \, x \, RC$  for  $V_B$  For example, if  $C_{LCD}$  is 100nF, then the draining time required for  $V_{LCD}$  is 3mS.

When internal  $V_{LCD}$  is not used, UC1601s will NOT drain  $V_{LCD}$  during RESET. System designers need to make sure external  $V_{LCD}$  source is properly drained off before turning off  $V_{DD}$ .




FIGURE 11: Reference Power-Down Sequence




Figure 12: Power Off-On Sequence

### SAMPLE COMMAND SEQUENCES FOR POWER MANAGEMENT

The following tables are examples of command sequence for power-up, power-down and display ON/OFF operations. These are only to demonstrate some "typical, generic" scenarios. Designers are encouraged to study related sections of the datasheet and find out what the best parameters and control sequences are for their specific design needs.

C/D The type of the interface cycle. It can be either Command (0) or Data (1) W/R The direction of data flow of the cycle. It can be either Write (0) or Read (1).

Type Required: These items are required

 $\underline{\underline{C}}$ ustomized: These items are not necessary if customer parameters are the same as default  $\underline{\underline{A}}$ dvanced: We recommend new users to skip these commands and use default values.

Optional: These commands depend on what users want to do.

### Power-Up

Туре	C/D	W/R	D7	D6	D5	D4	D3	D2	D1	D0	Chip action	Comments
R	_	_	-	-	-	_	-	-	-	_	Automatic Power-ON Reset.	Wait ~5mS after V <sub>DD</sub> is ON
С	0	0	0	0	1	0	0	1	#	#	Set Temp. Compensation	Set up LCD format specific
С	0	0	1	1	0	0	0	#	#	#	Set LCD Mapping Control	parameters, MX, MY, etc.
Α	0	0	1	0	1	0	0	0	0	#	Set Frame Rate	Fine tune for power, flicker, contrast.
С	0	0	1	1	1	0	1	0	#	#	Set LCD Bias Ratio	LCD specific operating
R	0	0	1 #	0 #	0 #	0 #	0 #	0 #	0 #	1 #	Set V <sub>BIAS</sub> Potentiometer	voltage setting
	1	0	#	#	#	#	#	#	#	#		
0		•									Write display RAM	Set up display image
	1	0	#	#	#	#	#	#	#	#		
R	0	0	1	0	1	0	1	1	1	1	Set Display Enable	

### Power-Down

•	Туре	C/D	W/R	D7	D6	D5	D4	D3	D2	D1	D0	Chip action	Comments
	R	0	0	1	1	1	0	0	0	1	0	System Reset	
	R	-	_	-	ı	-	-	ı	_	_	-	Draining capacitor	Wait ~3mS before V <sub>DD</sub> OFF

### **DISPLAY-OFF**

Туре	C/D	W/R	D7	D6	D5	D4	D3	D2	D1	D0	Chip action	Comments
R	0	0	1	0	1	0	1	1	1	0	Set Display Disable	
С	1	0 0	# #		Set up display image (Image update is optional. Data in the RAM is retained through the SLEEP state.)							
R	0	0	1	0	1	0	1	1	1	1	Set Display Enable	

## **ESD CONSIDERATION**

UC1600 series products usually are provided in bare die format to customers. This makes the product particularly sensitive to ESD damage during handling and manufacturing process. It is, therefore, highly recommended that LCM makers strictly follow the "JESD 625-A Requirements for Handling Electrostatic-Discharge-Sensitive (ESDS) Devices" when manufacturing LCM.

The following pins in UC1601s require special "ESD Sensitivity" consideration in particular:

	Test Mode	Machin	e Mode	Human Body Mode			
Pins		$V_{DD}$	V <sub>SS</sub>	$V_{DD}$	V <sub>SS</sub>		
LCD	Driver	225V	250V	3.0KV	3.0KV		
LCM Digita	al Interface	300V	300V	3.0KV	3.0KV		
	TST1/2/4	300V	300V	3.0KV	3.0KV		
LCM HV	C <sub>B</sub> pins	300V	300V	3.0KV	3.0KV		
Interface	V <sub>LCDIN</sub>	300V	300V	3.0KV	3.0KV		
	V <sub>LCDOUT</sub>	300V	300V	3.0KV	3.0KV		
PWR	/GND	-	300V	-	3.0KV		

According to UltraChip's Mass Production experiences, the ESD tolerance conditions are believed to be very stable and can produce high yield in multiple customer sites. However, special care is still required during handling and manufacturing process to avoid unnecessary yield loss due to ESD damages.



## **ABSOLUTE MAXIMUM RATINGS**

In accordance with IEC134 - notes 1, 2 and 3.

Symbol	Parameter	Min.	Max.	Unit
$V_{DD}$	Logic Supply voltage	-0.3	+4.0	V
$V_{DD2}$	LCD Generator Supply voltage	-0.3	+4.0	V
V <sub>DD3</sub>	Analog Circuit Supply voltage	-0.3	+4.0	V
V <sub>DD2/3</sub> -V <sub>DD</sub>	Voltage difference between V <sub>DD</sub> and V <sub>DD2/3</sub>		1.2	V
$V_{LCD}$	LCD Generated voltage	-0.3	+13.2	V
V <sub>IN</sub> / V <sub>OUT</sub>	Any input/output	-0.4	V <sub>DD</sub> + 0.3	V
T <sub>OPR</sub>	Operating temperature range	-30	+85	°C
T <sub>STR</sub>	Storage temperature	-55	+125	°C

### **Notes**

- 1.  $V_{DD}$  is based on  $V_{SS} = 0V$
- 2. Stress values listed above may cause permanent damages to the device.

## **SPECIFICATIONS**

### **DC CHARACTERISTICS**

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
$V_{DD}$	Supply for digital circuit		1.65		3.3	V
$V_{\text{DD2/3}}$	Supply for bias & pump		2.4		3.3	V
$V_{LCD}$	Charge pump output	$V_{DD2/3} \ge 2.4V, 25^{\circ}C$			11.5	V
V <sub>D</sub>	LCD data voltage	$V_{DD2/3} \ge 2.4V, 25^{\circ}C$	0.80		1.32	V
V <sub>IL</sub>	Input logic LOW				0.2V <sub>DD</sub>	V
V <sub>IH</sub>	Input logic HIGH		0.8V <sub>DD</sub>			V
V <sub>OL</sub>	Output logic LOW				0.2V <sub>DD</sub>	V
V <sub>OH</sub>	Output logic HIGH		$0.8V_{DD}$			V
I <sub>IL</sub>	Input leakage current				1.5	μА
I <sub>SB</sub>	Standby current	$V_{DD} = V_{DD2/3} = 3.3V,$ Temp = 85°C			50	μА
C <sub>IN</sub>	Input capacitance			5	10	PF
C <sub>OUT</sub>	Output capacitance			5	10	PF
R <sub>0(SEG)</sub>	SEG output impedance	V <sub>LCD</sub> = 11V		2000	3000	Ω
R <sub>0(COM)</sub>	COM output impedance	V <sub>LCD</sub> = 11V		2000	3000	Ω
$F_{FR}$	Average Frame Rate	LC[3] = 0b	-10%	80	+10%	Hz

## POWER CONSUMPTION

Bias Ratio = 11b, PM =192,

 $V_{DD} = 2.7V,$   $V_{LCD} = 10.73 V$ Frame Rate = 0b, Panel Loading (PC[0])  $\leq$  0 b,

Mux Rate = 65, Bus mode =6800,  $C_L = 330 \text{ nF},$ 

All outputs are open circuit.  $C_B = 2.2 \mu F$ Temperature =  $25^{\circ}$ C,

-B p			
Display Pattern	Conditions	Тур.	Max.
All-OFF	Bus = idle	223	(TBD)
2-pixel checker	Bus = idle	239	(TBD)
-	Bus = idle (standby current)	-	5



# **AC CHARACTERISTICS**

High-Voltage Mixed-Signal IC




FIGURE 13: Parallel Bus Timing Characteristics (for 8080 MCU)

 $(2.5V \le V_{DD} < 3.3V, Ta = -30 \text{ to } +85^{\circ}C)$ 

Symbol	Signal	Description	Condition	Min.	Max.	Units
t <sub>AS80</sub> t <sub>AH80</sub>	CD	Address setup time Address hold time		0 0	ı	nS
t <sub>CY80</sub>		System cycle time			_	nS
		(read)		120		
		(write)		80		
t <sub>PWR80</sub>	WR1	Pulse width (read)		60	_	nS
t <sub>PWW80</sub>	WR0	Pulse width (write)		40	_	nS
t <sub>HPW80</sub>		High pulse width			_	nS
	WR0, WR1	(read)		60		
		(write)		40		
t <sub>DS80</sub> t <sub>DH80</sub>	D0~D7	Data setup time Data hold time		30 0	_	nS
t <sub>ACC80</sub> t <sub>OD80</sub>		Read access time Output disable time	C <sub>L</sub> = 100pF	_ 15	60 30	nS
t <sub>CSSA80</sub> t <sub>CSH80</sub>	CS1/CS0	Chip select setup time		5 5		nS

# $(1.65V \le V_{DD} \le 2.5V$ , Ta= $-30 \text{ to } +85^{\circ}\text{C})$

Symbol	Signal	Description	Condition	Min.	Max.	Units
t <sub>AS80</sub> t <sub>AH80</sub>	CD	Address setup time Address hold time		0 0	ı	nS
t <sub>CY80</sub>		System cycle time			_	nS
		(read)		240		
		(write)		160		
t <sub>PWR80</sub>	WR1	Pulse width (read)		120	_	nS
t <sub>PWW80</sub>	WR0	Pulse width (write)		80	_	nS
t <sub>HPW80</sub>		High pulse width			_	nS
	WR0, WR1	(read)		120		
		(write)		80		
t <sub>DS80</sub> t <sub>DH80</sub>	D0~D7	Data setup time Data hold time		60 0	_	nS
t <sub>ACC80</sub> t <sub>OD80</sub>		Read access time Output disable time	C <sub>L</sub> = 100pF	_ 15	60 30	nS
t <sub>CSSA80</sub> t <sub>CSH80</sub>	CS1/CS0	Chip select setup time		5 5		nS




FIGURE 14: Parallel Bus Timing Characteristics (for 6800 MCU)

 $(2.5V \le V_{DD} < 3.3V, Ta = -30 \text{ to } +85^{\circ}C)$ 

Symbol	Signal	Description	Condition	Min.	Max.	Units
t <sub>AS68</sub> t <sub>AH68</sub>	CD	Address setup time Address hold time		0 0	_	nS
t <sub>CY68</sub>		System cycle time			_	nS
		(read)		120		
		(write)		80		
t <sub>PWR68</sub>	WR1	Pulse width (read)		60	_	nS
t <sub>PWW68</sub>		Pulse width (write)		40	_	nS
t <sub>HPW68</sub>		High pulse width			_	nS
		(read)		60		
		(write)		40		
t <sub>DS68</sub> t <sub>DH68</sub>	D0~D7	Data setup time Data hold time		30 0	_	nS
t <sub>ACC68</sub> t <sub>OD68</sub>		Read access time Output disable time	C <sub>L</sub> = 100pF	_ 15	60 30	nS
t <sub>CSSA68</sub> t <sub>CSH68</sub>	CS1/CS0	Chip select setup time		5 5		nS

 $(1.65V \le V_{DD} < 2.5V, Ta = -30 \text{ to } +85^{\circ}C)$ 

Symbol	Signal	Description	Condition	Min.	Max.	Units
t <sub>AS68</sub> t <sub>AH68</sub>	CD	Address setup time Address hold time		0 0	ı	nS
t <sub>CY68</sub>		System cycle time			_	nS
		(read)		240		
		(write)		160		
t <sub>PWR68</sub>	WR1	Pulse width (read)		120	-	nS
t <sub>PWW68</sub>		Pulse width (write)		80	-	nS
t <sub>HPW68</sub>		High pulse width			_	nS
		(read)		120		
		(write)		80		
t <sub>DS68</sub> t <sub>DH68</sub>	D0~D7	Data setup time Data hold time		60 0	-	nS
t <sub>ACC68</sub> t <sub>OD68</sub>		Read access time Output disable time	C <sub>L</sub> = 100pF	– 15	60 30	nS
t <sub>CSSA68</sub> t <sub>CSH68</sub>	CS1/CS0	Chip select setup time		5 5		nS






FIGURE 15: Serial Bus Timing Characteristics (for S8)

## $(2.5V \le V_{DD} < 3.3V, Ta = -30 \text{ to } +85^{\circ}C)$

Symbol	Signal	Description	Condition	Min.	Max.	Units
Write:						
t <sub>ASS8</sub>	CD	Address setup time		0	_	nS
t <sub>AHS8</sub>		Address hold time		0	_	nS
t <sub>CYS8</sub>		System cycle time		30	-	nS
t <sub>LPWS8</sub>	SCK	Low pulse width		15	-	nS
t <sub>HPWS8</sub>		High pulse width		15	-	nS
t <sub>DSS8</sub> t <sub>DHS8</sub>	SDA	Data setup time Data hold time		12 0	_	nS
t <sub>CSSAS8</sub> t <sub>CSHS8</sub>	CS1/CS0	Chip select setup time		5 5		nS
Dummy Read	:					
t <sub>CYS8</sub>		System cycle time		120	_	nS
t <sub>LPWS8</sub>	SCK	Low pulse width		60	-	nS
t <sub>HPWS8</sub>		High pulse width		60	ı	nS
t <sub>CSSAS8</sub> t <sub>CSHS8</sub>	CS1/CS0	Chip select setup time		5 5		nS
Normal Read:	:					
t <sub>CYS8</sub>		System cycle time		40	-	nS
t <sub>LPWS8</sub>	SCK	Low pulse width		20	-	nS
t <sub>HPWS8</sub>		High pulse width		20	-	nS
t ACCS8 t ODS8		Read access time Output disable time		N/A	15 N/A	nS
t <sub>CSSAS8</sub> t <sub>CSHS8</sub>	CS1/CS0	Chip select setup time		5 5		nS

# $(1.65V \le V_{DD} \le 2.5V$ , Ta= -30 to +85 $^{\circ}$ C)

Symbol	Signal	Description	Condition	Min.	Max.	Units
Write :						
t <sub>ASS8</sub>	CD	Address setup time		0	_	nS
t <sub>AHS8</sub>		Address hold time		0	_	nS
t <sub>CYS8</sub>		System cycle time		60	_	nS
t <sub>LPWS8</sub>	SCK	Low pulse width		30	_	nS
t <sub>HPWS8</sub>		High pulse width		30	_	nS
t <sub>DSS8</sub> t <sub>DHS8</sub>	SDA	Data setup time Data hold time		24 0	_	nS
t <sub>CSSAS8</sub> t <sub>CSHS8</sub>	CS1/CS0	Chip select setup time		10 10		nS
Dummy Read	:				•	
t <sub>CYS8</sub>		System cycle time		240	_	nS
t <sub>LPWS8</sub>	SCK	Low pulse width		120	_	nS
t <sub>HPWS8</sub>		High pulse width		120	_	nS
t <sub>CSSAS8</sub> t <sub>CSHS8</sub>	CS1/CS0	Chip select setup time		10 10		nS
Normal Read:						
t <sub>CYS8</sub>		System cycle time		80	_	nS
t <sub>LPWS8</sub>	SCK	Low pulse width		40	_	nS
t <sub>HPWS8</sub>		High pulse width		40	_	nS
t <sub>ACCS8</sub> t <sub>ODS8</sub>		Read access time Output disable time		– N/A	15 N/A	nS
t <sub>CSSAS8</sub> t <sub>CSHS8</sub>	CS1/CS0	Chip select setup time		10 10		nS






FIGURE 16: Serial Bus Timing Characteristics (for S9)

# $(2.5V \le V_{DD} < 3.3V, Ta = -30 \text{ to } +85^{\circ}C)$

Symbol	Signal	Description	Condition	Min.	Max.	Units
Write:						
t <sub>CYS9</sub>		System cycle time		30	_	nS
t <sub>LPWS9</sub>	SCK	Low pulse width		15	_	nS
t <sub>HPWS9</sub>		High pulse width		15	_	nS
t <sub>DSS9</sub> t <sub>DHS9</sub>	SDA	Data setup time Data hold time		12 0	_	nS
t <sub>CSSAS9</sub> t <sub>CSHS9</sub>	CS1/CS0	Chip select setup time		5 5		nS
Read Dummy	:					
t <sub>CYS9</sub>		System cycle time		120	_	nS
t <sub>LPWS9</sub>	SCK	Low pulse width		60	_	nS
t <sub>HPWS9</sub>		High pulse width		60	_	nS
t <sub>CSSAS9</sub> t <sub>CSHS9</sub>	CS1/CS0	Chip select setup time		5 5		nS
Read Normal:						
t <sub>CYS9</sub>		System cycle time		40	_	nS
t <sub>LPWS9</sub>	SCK	Low pulse width		20	_	nS
t <sub>HPWS9</sub>		High pulse width		20	_	nS
t ACCS9 t ODS9		Read access time Output disable time		– N/A	15 N/A	nS
t <sub>CSSAS9</sub> t <sub>CSHS9</sub>	CS1/CS0	Chip select setup time		5 5		nS

# $(1.65V \le V_{DD} \le 2.5V$ , Ta= -30 to +85 $^{\circ}$ C)

Symbol	Signal	Description	Condition	Min.	Max.	Units
Write:						
t <sub>CYS9</sub>		System cycle time		60	_	nS
t <sub>LPWS9</sub>	SCK	Low pulse width		30	_	nS
t <sub>HPWS9</sub>		High pulse width		30	1	nS
$t_{ extsf{DSS9}} \ t_{ extsf{DHS9}}$	SDA	Data setup time Data hold time		24 0	1	nS
t <sub>CSSAS9</sub> t <sub>CSHS9</sub>	CS1/CS0	Chip select setup time		10 10		nS
Dummy Read:	1					
t <sub>CYS9</sub>		System cycle time		240	_	nS
t <sub>LPWS9</sub>	SCK	Low pulse width		120	1	nS
t <sub>HPWS9</sub>		High pulse width		120		nS
t <sub>CSSAS9</sub> t <sub>CSHS9</sub>	CS1/CS0	Chip select setup time		10 10		nS
Normal Read:						
t <sub>CYS9</sub>		System cycle time		80	_	nS
t <sub>LPWS9</sub>	SCK	Low pulse width		40	_	nS
t <sub>HPWS9</sub>		High pulse width		40	_	nS
t <sub>ACCS9</sub> t <sub>ODS9</sub>		Read access time Output disable time		– N/A	15 N/A	nS
t <sub>CSSAS9</sub> t <sub>CSHS9</sub>	CS1/CS0	Chip select setup time		10 10		nS






FIGURE 17: Serial bus timing characteristics (for I<sup>2</sup>C)

 $(2.5V \le V_{DD} < 3.3V, Ta = -30 \text{ to } +85^{\circ}C)$ 

Symbol	Signal	Description	Condition	Min.	Max.	Units
t <sub>CYI2C</sub>		SCK cycle time (read) (write)	tr+tf ≤ 100nS	580 275	-	nS
t <sub>LPWI2C</sub>	SCK	Low pulse width (read) (write)		290 165	-	nS
t <sub>HPWI2C</sub>		High pulse width (read) (write)		290 110	-	nS
tr, tf		Rise time and fall time		Ī	Ī	nS
t <sub>SSDAI2C</sub>		Data setup time		28	ı	nS
t <sub>HDAI2C</sub>		Data hold time		11	-	nS
t <sub>SSTAI2C</sub>	SCK	START Setup time		28	-	nS
t <sub>HSTAI2C</sub>	SDA	START Hold time		50	_	nS
t <sub>SSTOI2C</sub>		STOP setup time		28	-	nS
t <sub>BUF</sub>		Bus Free time between STOP and START condition		165	_	nS

 $(1.65V \le V_{DD} \le 2.5V$ , Ta= -30 to +85 $^{\circ}$ C)

Symbol	Signal	Description	Condition	Min.	Max.	Units
t <sub>CYI2C</sub>		SCK cycle time (read) (write)	tr+tf ≤ 100nS	750 330	-	nS
t <sub>LPWI2C</sub>	SCK	Low pulse width (read) (write)		375 200	1	nS
t <sub>HPWI2C</sub>		High pulse width (read) (write)		375 130	-	nS
tr, tf		Rise time and fall time		Ī	Ī	nS
t <sub>SSDAI2C</sub>		Data setup time		55	ı	nS
t <sub>HDAI2C</sub>		Data hold time		11	-	nS
t <sub>SSTAI2C</sub>	SCK	START Setup time		28	-	nS
t <sub>HSTAI2C</sub>	SDA	START Hold time		60	-	nS
t <sub>SSTOI2C</sub>		STOP setup time		28	-	nS
t <sub>BUF</sub>		Bus Free Time between STOP and START condition		220		nS




FIGURE 18: Reset Characteristics


$$(1.65V \le V_{DD} < 3.3V, Ta = -30 \text{ to } +85^{\circ}C)$$

Symbol	Signal	Description	Condition	Min.	Max.	Units
t <sub>RW</sub>	RST	Reset low pulse width		3	_	μS
t <sub>RD</sub>	RST, WR	Reset to WR pulse delay		6	-	mS




### **PHYSICAL DIMENSIONS**

DIE SIZE:  $6225~\mu\text{M}~x~755\mu\text{M}~\pm40~\mu\text{M}$ **DIE THICKNESS:**  $400~\mu M \pm 20~\mu M$ **BUMP HEIGHT:**  $15 \mu M \pm 3 \mu M$  $(H_{MAX}-H_{MIN})$  within die  $\leqslant$  2  $\mu M$ **BUMP SIZE:** SEG/COM: 22.5 μM x 89 μM (Typ.) **BUMP PITCH:** SEG/COM: 35.5 µM **BUMP GAP:** 13 µM **COORDINATE ORIGIN:** Chip center PAD REFERENCE: Pad center (Drawing and coordinates are for the Circuit/Bump view.)



## **ALIGNMENT MARK INFORMATION**



### SHAPE OF THE ALIGNMENT MARK:







### Note:

Alignment mark is on Metal3 under Passivation.

The "x" and "+" marks are symmetric both horizontally and vertically.

## COORDINATES:

	U-Left N	Mark (L)	U-Right Mark (X)		
	Х	Y	Х	Y	
1	-2966.6	306.75	2946.6	306.75	
2	-2958.6	294.75	2966.6	286.75	
3	-2946.6	286.75	2951.6	306.75	

	D-Left N	Mark (+)	D-Right Mark (+)		
	X	Υ	X	Y	
1	-2935.5	-254	2820.575	-254	
2	-2915.5	-329	2840.575	-329	
3	-2963	-281.5	2793.075	-281.5	
4	-2888	-301.5	2868.075	-301.5	
С	-2925.5	-291.5	2830.575	-291.5	

## TOP METAL AND PASSIVATION:



FOR PROCESS CROSS-SECTION



# PAD COORDINATES

#	Pad	Х	Υ	W	Н
1	DUMMY	-3028.5	322.125	89	27.75
2	COM33	-3028.5	284	89	22.5
3	COM35	-3028.5	248.5	89	22.5
4	COM37	-3028.5	213	89	22.5
5	COM39	-3028.5	177.5	89	22.5
6	COM41	-3028.5	142	89	22.5
7	COM43	-3028.5	106.5	89	22.5
8	COM45	-3028.5	71	89	22.5
9	COM47	-3028.5	35.5	89	22.5
10	COM49	-3028.5	0	89	22.5
11	COM51	-3028.5	-35.5	89	22.5
12	COM53	-3028.5	-71	89	22.5
13	COM55	-3028.5	-106.5	89	22.5
14	COM57	-3028.5	-142	89	22.5
15	COM59	-3028.5	-177.5	89	22.5
16	COM61	-3028.5	-213	89	22.5
17	COM63	-3028.5	-248.5	89	22.5
18	RIC_PAD	-3028.5	-284	89	22.5
19	DUMMY	-3028.5	-322.125	89	27.5
20	CS0	-2827.7	-301.275	65	71.45
21	CS1	-2746.1	-301.275	65	71.45
22	VDDX	-2666.3	-301.275	45	71.45
23	RST_	-2586.5	-301.275	65	71.45
24	CD	-2504.9	-301.275	65	71.45
25	WR0	-2423.3	-301.275	65	71.45
26	VDDX	-2343.5	-301.275	45	71.45
27	WR1	-2263.7	-301.275	65	71.45
28	D0	-2173.75	-301.275	65	71.45
29	D1	-2088.65	-301.275	65	71.45
30	D2	-2003.55	-301.275	65	71.45
31	D3	-1918.45	-301.275	65	71.45
32	D4	-1833.35	-301.275	65	71.45
33	D5	-1748.25	-301.275	65	71.45
34	D6	-1663.15	-301.275	65	71.45
35	VDDX	-1581.6	-301.275	45	71.45
36	D7	-1500.05	-301.275	65	71.45
37	BM0	-1410.1	-301.275	65	71.45
38	VDDX	-1330.3	-301.275	45	71.45
39	BM1	-1250.5	-301.275	65	71.45
40	ID	-1168.9	-301.275	65	71.45
41	VDD	-1089.1	-301.275	45	71.45
42	DUMMY	-996.35	-301.275	45	71.45
43	DUMMY	-936.35	-301.275	45	71.45
44	DUMMY	-876.35	-301.275	45	71.45
45	DUMMY	-816.35	-301.275	45	71.45
46	VDD	-723.6	-301.275	45	71.45
47	VDD2	-472.6	-301.275	45	71.45
48	DUMMY	-368	-301.275	45	71.45
49	DUMMY	-308	-301.275	45	71.45
50	VDD2	-203.5	-301.275	45	71.45

#	Pad	Х	Υ	W	Н
51	VDD3	-41.4	-301.275	45	71.45
52	VDD3	18.6	-301.275	45	71.45
53	VSS	78.6	-301.275	45	71.45
54	VSS	138.6	-301.275	45	71.45
55	DUMMY	226.95	-301.275	45	71.45
56	VSS	315.3	-301.275	45	71.45
57	DUMMY	385.45	-301.275	45	71.45
58	VSS2	455.6	-301.275	45	71.45
59	DUMMY	543.95	-301.275	45	71.45
60	VSS2	632.3	-301.275	45	71.45
61	VSS2	692.3	-301.275	45	71.45
62	TST4	774.1	-301.275	65	71.45
63	TST2	965.425	-285.5	45	103
64	TST1	1025.425	-285.5	45	103
65	VB1+	1381.925	-285.5	45	103
66	VB1+	1441.925	-285.5	45	103
67	VB1-	1501.925	-285.5	45	103
68	VB1-	1561.925	-285.5	45	103
69	VB0-	1918.925	-285.5	45	103
70	VB0-	1978.925	-285.5	45	103
71	VB0+	2038.925	-285.5	45	103
72	VB0+	2098.925	-285.5	45	103
73	VLCDOUT	2536.925	-285.5	45	103
74	VLCDIN	2596.925	-285.5	45	103
75	DUMMY	3028.5	-322.125	89	27.75
76	COM64	3028.5	-284	89	22.5
77	COM62	3028.5	-248.5	89	22.5
78	COM60	3028.5	-213	89	22.5
79	COM58	3028.5	-177.5	89	22.5
80	COM56	3028.5	-142	89	22.5
81	COM54	3028.5	-106.5	89	22.5
82	COM52	3028.5	-71	89	22.5
83	COM50	3028.5	-35.5	89	22.5
84	COM48	3028.5	0	89	22.5
85	COM46	3028.5	35.5	89	22.5
86	COM44	3028.5	71	89	22.5
87	COM42	3028.5	106.5	89	22.5
88	COM40	3028.5	142	89	22.5
89	COM38	3028.5	177.5	89	22.5
90	COM36	3028.5	213	89	22.5
91	COM34	3028.5	248.5	89	22.5
92	COM32	3028.5	284	89	22.5
93	DUMMY	3028.5	322.125	89	27.75
94	COM30	2893.25	293.5	22.5	89
95	COM28	2857.75	293.5	22.5	89
96	COM26	2822.25	293.5	22.5	89
97	COM24	2786.75	293.5	22.5	89
98 99	COM22	2751.25	293.5	22.5	89 on
	COM20	2715.75	293.5	22.5	89 on
100	COM18	2680.25	293.5	22.5	89


101         COM16         2644.75         293.5         22.5           102         COM14         2609.25         293.5         22.5           103         COM12         2573.75         293.5         22.5           104         COM10         2538.25         293.5         22.5           105         COM8         2502.75         293.5         22.5           106         COM6         2467.25         293.5         22.5           107         COM4         2431.75         293.5         22.5           108         COM2         2396.25         293.5         22.5	89 89 89
102         COM14         2609.25         293.5         22.5           103         COM12         2573.75         293.5         22.5           104         COM10         2538.25         293.5         22.5           105         COM8         2502.75         293.5         22.5           106         COM6         2467.25         293.5         22.5           107         COM4         2431.75         293.5         22.5           108         COM2         2396.25         293.5         22.5	89 89 89
103         COM12         2573.75         293.5         22.5           104         COM10         2538.25         293.5         22.5           105         COM8         2502.75         293.5         22.5           106         COM6         2467.25         293.5         22.5           107         COM4         2431.75         293.5         22.5           108         COM2         2396.25         293.5         22.5	89 89
104         COM10         2538.25         293.5         22.5           105         COM8         2502.75         293.5         22.5           106         COM6         2467.25         293.5         22.5           107         COM4         2431.75         293.5         22.5           108         COM2         2396.25         293.5         22.5	89
105         COM8         2502.75         293.5         22.5           106         COM6         2467.25         293.5         22.5           107         COM4         2431.75         293.5         22.5           108         COM2         2396.25         293.5         22.5	
106         COM6         2467.25         293.5         22.5           107         COM4         2431.75         293.5         22.5           108         COM2         2396.25         293.5         22.5	89
107         COM4         2431.75         293.5         22.5           108         COM2         2396.25         293.5         22.5	89
108 COM2 2396.25 293.5 22.5	89
	89
109 RIC PAD 2360.75 293.5 22.5	89
110 SEG1 2325.25 293.5 22.5	89
111 SEG2 2289.75 293.5 22.5	89
112 SEG3 2254.25 293.5 22.5	89
113 SEG4 2218.75 293.5 22.5	89
114 SEG5 2183.25 293.5 22.5	89
115 SEG6 2147.75 293.5 22.5	89
116 SEG7 2112.25 293.5 22.5	89
117 SEG8 2076.75 293.5 22.5	89
118 SEG9 2041.25 293.5 22.5	89
119 SEG10 2005.75 293.5 22.5	89
120 SEG11 1970.25 293.5 22.5	89
121 SEG12 1934.75 293.5 22.5	89
122 SEG13 1899.25 293.5 22.5	89
123 SEG14 1863.75 293.5 22.5	89
124 SEG15 1828.25 293.5 22.5	89
125 SEG16 1792.75 293.5 22.5	89
126 SEG17 1757.25 293.5 22.5	89
127 SEG18 1721.75 293.5 22.5	89
128 SEG19 1686.25 293.5 22.5	89
129 SEG20 1650.75 293.5 22.5	89
130 SEG21 1615.25 293.5 22.5	89
131 SEG22 1579.75 293.5 22.5	89
132 SEG23 1544.25 293.5 22.5	89
133 SEG24 1508.75 293.5 22.5	89
134 SEG25 1473.25 293.5 22.5	89
135 SEG26 1437.75 293.5 22.5	89
136 SEG27 1402.25 293.5 22.5	89
137 SEG28 1366.75 293.5 22.5	89
138 SEG29 1331.25 293.5 22.5	89
139 SEG30 1295.75 293.5 22.5	89
140 SEG31 1260.25 293.5 22.5	89
141 SEG32 1224.75 293.5 22.5	89
142 SEG33 1189.25 293.5 22.5	89
143 SEG34 1153.75 293.5 22.5	89
144 SEG35 1118.25 293.5 22.5	89
145 SEG36 1082.75 293.5 22.5	89
146 SEG37 1047.25 293.5 22.5	89
147 SEG38 1011.75 293.5 22.5	89
148 SEG39 976.25 293.5 22.5	89
149 SEG40 940.75 293.5 22.5	89
150 SEG41 905.25 293.5 22.5	89
151 SEG42 869.75 293.5 22.5	89
152 SEG43 834.25 293.5 22.5	89

#	Pad	Х	Υ	W	Н
153	SEG44	798.75	293.5	22.5	89
154	SEG45	763.25	293.5	22.5	89
155	SEG46	727.75	293.5	22.5	89
156	SEG47	692.25	293.5	22.5	89
157	SEG48	656.75	293.5	22.5	89
158	SEG49	621.25	293.5	22.5	89
159	SEG50	585.75	293.5	22.5	89
160	SEG50	550.25	293.5	22.5	89
161	SEG52	514.75	293.5	22.5	89
162	SEG53	479.25	293.5	22.5	89
163	SEG54	443.75	293.5	22.5	89
164	SEG55	408.25	293.5	22.5	89
165	SEG56	372.75	293.5	22.5	89
166	SEG57	337.25	293.5	22.5	89
167	SEG58	301.75	293.5	22.5	89
168	SEG59	266.25	293.5	22.5	89
169	SEG60 SEG61	230.75	293.5	22.5	89
170		195.25	293.5	22.5	89
171	SEG62	159.75	293.5	22.5	89
172	SEG63	124.25	293.5	22.5	89
173	SEG64	88.75	293.5	22.5	89
174	SEG65	53.25	293.5	22.5	89
175	SEG66	17.75	293.5	22.5	89
176	SEG67	-17.75	293.5	22.5	89
177	SEG68	-53.25	293.5	22.5	89
178	SEG69	-88.75	293.5	22.5	89
179	SEG70	-124.25	293.5	22.5	89
180	SEG71	-159.75	293.5	22.5	89
181	SEG72	-195.25	293.5	22.5	89
182	SEG73	-230.75	293.5	22.5	89
183	SEG74	-266.25	293.5	22.5	89
184	SEG75	-301.75	293.5	22.5	89
185	SEG76	-337.25	293.5	22.5	89
186	SEG77	-372.75	293.5	22.5	89
187	SEG78	-408.25	293.5	22.5	89
188	SEG79	-443.75	293.5	22.5	89
189	SEG80	-479.25	293.5	22.5	89
190	SEG81	-514.75	293.5	22.5	89
191	SEG82	-550.25	293.5	22.5	89
192	SEG83	-585.75	293.5	22.5	89
193	SEG84	-621.25	293.5	22.5	89
194	SEG85	-656.75	293.5	22.5	89
195	SEG86	-692.25	293.5	22.5	89
196	SEG87	-727.75	293.5	22.5	89
197	SEG88	-763.25	293.5	22.5	89
198	SEG89	-798.75	293.5	22.5	89
199	SEG90	-834.25	293.5	22.5	89
200	SEG91	-869.75	293.5	22.5	89
201	SEG92	-905.25	293.5	22.5	89
202	SEG93	-940.75	293.5	22.5	89
203	SEG94	-976.25	293.5	22.5	89
204	SEG95	-1011.75	293.5	22.5	89

#	Pad	Х	Υ	W	Н
205	SEG96	-1047.25	293.5	22.5	89
206	SEG97	-1082.75	293.5	22.5	89
207	SEG98	-1118.25	293.5	22.5	89
208	SEG99	-1153.75	293.5	22.5	89
209	SEG100	-1189.25	293.5	22.5	89
210	SEG101	-1224.75	293.5	22.5	89
211	SEG102	-1260.25	293.5	22.5	89
212	SEG103	-1295.75	293.5	22.5	89
213	SEG104	-1331.25	293.5	22.5	89
214	SEG105	-1366.75	293.5	22.5	89
215	SEG106	-1402.25	293.5	22.5	89
216	SEG107	-1437.75	293.5	22.5	89
217	SEG108	-1473.25	293.5	22.5	89
218	SEG109	-1508.75	293.5	22.5	89
219	SEG110	-1544.25	293.5	22.5	89
220	SEG111	-1579.75	293.5	22.5	89
221	SEG112	-1615.25	293.5	22.5	89
222	SEG113	-1650.75	293.5	22.5	89
223	SEG114	-1686.25	293.5	22.5	89
224	SEG115	-1721.75	293.5	22.5	89
225	SEG116	-1757.25	293.5	22.5	89
226	SEG117	-1792.75	293.5	22.5	89
227	SEG118	-1828.25	293.5	22.5	89
228	SEG119	-1863.75	293.5	22.5	89
229	SEG120	-1899.25	293.5	22.5	89
230	SEG121	-1934.75	293.5	22.5	89
231	SEG122	-1970.25	293.5	22.5	89

#	Pad	Х	Υ	W	Н
232	SEG123	-2005.75	293.5	22.5	89
233	SEG124	-2041.25	293.5	22.5	89
234	SEG125	-2076.75	293.5	22.5	89
235	SEG126	-2112.25	293.5	22.5	89
236	SEG127	-2147.75	293.5	22.5	89
237	SEG128	-2183.25	293.5	22.5	89
238	SEG129	-2218.75	293.5	22.5	89
239	SEG130	-2254.25	293.5	22.5	89
240	SEG131	-2289.75	293.5	22.5	89
241	SEG132	-2325.25	293.5	22.5	89
242	COM1	-2360.75	293.5	22.5	89
243	COM3	-2396.25	293.5	22.5	89
244	COM5	-2431.75	293.5	22.5	89
245	COM7	-2467.25	293.5	22.5	89
246	COM9	-2502.75	293.5	22.5	89
247	COM11	-2538.25	293.5	22.5	89
248	COM13	-2573.75	293.5	22.5	89
249	COM15	-2609.25	293.5	22.5	89
250	COM17	-2644.75	293.5	22.5	89
251	COM19	-2680.25	293.5	22.5	89
252	COM21	-2715.75	293.5	22.5	89
253	COM23	-2751.25	293.5	22.5	89
254	COM25	-2786.75	293.5	22.5	89
255	COM27	-2822.25	293.5	22.5	89
256	COM29	-2857.75	293.5	22.5	89
257	COM31	-2893.25	293.5	22.5	89

## **TRAY INFORMATION**



## **REVISION HISTORY**

High-Voltage Mixed-Signal IC

Revision	Contents	Date of Rev.
0.1	Origin: UC1601(D) v1.1	Nov. 10, 2006
0.6	First release	Jan. 30, 2007