

Preliminary Specification

PRODUCT NUMBER: 0.96inch RGB OLED



REVISION RECORD

REV.	REVISION DESCRIPTION	REV. DATE	REMARK
X01	■ INITIAL RELEASE	2017. 09. 04	
X02	■ Add dot size specification	2017. 09. 28	Page 5 & 19
X03	■ Modify outgoing inspection provision	2017. 10. 23	Page 23~27
X04	Add panel electrical specificationsAdd lifetime specification	2017. 11. 03	Page 7, 8 & 9



CONTENTS

ITEM	PAGE
1. SCOPE	4
2. WARRANTY	4
3. FEATURES	4
4. MECHANICAL DATA	5
5. MAXIMUM RATINGS	6
6. ELECTRICAL CHARACTERISTICS	6
6.1 D.C ELECTRICAL CHARACTERISTICS	
6.2 ELECTRO-OPTICAL CHARACTERISTICS	
7. LIFETIME SPECIFICATION	9
8. INTERFACE	10
8.1 FUNCTION BLOCK DIAGRAM	
8.2 PANEL LAYOUT DIAGRAM	
8.3 PIN ASSIGNMENTS	
8.4 GRAPHIC DISPLAY DATA RAM ADDRESS MAP	
8.5 INTERFACE TIMING CHART	
9. POWER ON / OFF SEQUENCE & APPLICATION CIRCUIT	15
9.1 POWER ON / OFF SEQUENCE	
9.2 APPLICATION CIRCUIT	
9.3 COMMAND TABLE	
10. RELIABILITY TEST CONDITIONS	18
11. EXTERNAL DIMENSION	19
12. PACKING SPECIFICATION	20
13. OUTGOING INSPECTION PROVISION	21
14. APPENDIXES	28



1. SCOPE

The purpose of this specification is to define the general provisions and quality requirements that apply to the supply of display cells manufactured by Topwin display. This document, together with the Module Assembly Drawing, is the highest-level specification for this product. It describes the product, identifies supporting documents and contains specifications.

2. WARRANTY

3. FEATURES

- Small molecular organic light emitting diode.
- Color: Full
- Panel resolution: 64x3x128
- Driver IC: SSD1357Z
- Excellent Quick response time: 10µs
- Extremely thin thickness for best mechanism design: 1.02 mm
- High contrast: 2000:1
- Wide viewing angle: 160°
- Interface: 8080-series parallel Interface and Serial Peripheral Interface
- Wide range of operating temperature : -40 to 70 °C




4. MECHANICAL DATA

NO	ITEM	SPECIFICATION	UNIT
1	Dot Matrix	64 x 3 x 128	dot
2	Dot Size	0.0327 (W) x 0.146 (H)	mm ²
3	Dot Pitch	0.0567 (W) x 0.17 (H)	mm ²
4	Active Area	10.8624 (W) x 21.736 (H)	mm ²
5	Panel Size	14.86 (W) x 28.4 (H)	mm ²
6*	Panel Thickness	1.02 ± 0.1	mm
7	Module Size	14.86 (W) x 43.7 (H) x 1.02 (T)	mm ³
8	Diagonal A/A size	0.96	inch
9	Module Weight	TBD	gram

^{*} Panel thickness includes substrate glass, cover glass and UV glue thickness.

Share awesome hardware





8.3 PIN ASSIGNMENTS

			Setting a	at each i	nterface
Pin No.	Pin Name	Description	8080 Parallel	SPI	IIC
1	VLSS	Analog system ground pin. It must be connected to external ground.			NC
2	VSL	This is segment voltage reference pin.			NC
3	VCOMH	COM signal deselected voltage level.			NC
4	VP	This pin is the segment pre-charge voltage reference pin.			NC
5	VCC	Power supply for panel driving voltage.			NC
6	IREF	This pin is the segment output current reference pin.			NC
7	VSS	Ground pin.			NC
8	VDD	A capacitor should be connected between this pin and VSS.			NC
9	RES#	This pin is reset signal input.			NC
10	D/C#	This pin is Data/Command control pin connecting to the MCU.			NC
11	CS#	This pin is the chip select input connecting to the MCU.			NC
12	BS2		High	Low	NC
13	BS1	MCU bus interface selection pin	High	Low	NC
14	BS0		Low	Low	NC
15	R/W#	This pin is read / write control input pin connecting to the MCU interface.		Low	NC
16	RD#	This pin is MCU interface input.		Low	NC
17	VDD	A capacitor should be connected between this pin and VSS.			NC
18	D0	These pins are bi-directional data bus connecting to the MCU data bus.		SCLK	NC
19	D1	Unused pins are recommended to tie		SDIN	NC
20	D2	LOW.		Low	NC
21	D3	When serial interface mode is selected, D0 will be the serial clock input: SCLK; D1		Low	NC
22	D4	will be the serial data input: SDIN.		Low	NC



23	D5	When I2C mode is selected, D2, D1 should be tied together and serve as	Low	NC
24	D6	SDAout, SDAin in application and D0 is	Low	NC
25	D7	the serial clock input, SCL.	Low	NC
26	VLL	Ground pin.		NC
27	VCC	Power supply for panel driving voltage.		NC
28	VP	This pin is the segment pre-charge voltage reference pin.		NC
29	VCOMH	COM signal deselected voltage level.		NC
30	VSL	This is segment voltage (output low level) reference pin.		NC
31	VLSS	Analog system ground pin. It must be connected to external ground.		NC



5. MAXIMUM RATINGS

ITEM	MIN	MAX	UNIT	Condition	Remark
Supply Voltage (V _{DD})	-0.3	4	V	Ta = 25℃	IC maximum rating
Supply Voltage (Vcc)	8	19	V	Ta = 25℃	IC maximum rating
Operating Temp.	-40	70	S	-	-
Storage Temp	-40	85	S	-	Note (2)

Note:

- (1) Maximum ratings are those values beyond which damages to the OLED module may occur. The OLED functional operation should be restricted to the limits in the section 6. Electrical Characteristics tables.
- (2) The defined temperature ranges do not include the polarizer. The maximum withstood temperature of the polarizer should be 80 ℃.

6. ELECTRICAL CHARACTERISTICS

6.1 D.C ELECTRICAL CHARACTERISTICS

SYMBOL	PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT
V _{CC}	Operating Voltage (for OLED panel)	Ta = 25°C	14.5	15	15.5	V
V_{DD}	Digital power supply	Ta = 25℃	1.65	2.8	3.5	V
V _{OH}	High Logic Output Level	$I_{OUT} = 100uA,$ 10MHz	0.9* V _{DD}	-	V_{DD}	V
V_{OL}	Low Logic Output Level	I _{OUT} = 100uA, 10MHz	0	-	0.1*V _{DD}	V
V_{IH}	High Logic Input Level	-	0.8* V _{DD}	-	V_{DD}	V
V_{IL}	Low Logic Input Level	-	0	-	$0.2*V_{DD}$	V



6.2 ELECTRO-OPTICAL CHARACTERISTICS PANEL ELECTRICAL SPECIFICATIONS

PARAMETER	MIN	TYP.	MAX	UNITS	COMMENTS
Normal mode current	-	15.5	17.5	mA	All pixels on (1)
(ICC)	-	3.5	4.5	mA	20% pixels on (1)
Standby mode current (ICC)	-	1	1.5	mA	Standby mode 10% pixels on (2)
Normal mode power	-	232.5	262.5	mW	All pixels on (1)
consumption	-	52.5	67.5	mW	20% pixels on (1)
Standby mode power consumption	-	15	22.5	mW	Standby mode 10% pixels on (2)
IDD sleep mode current	1	-	10	uA	Sleep mode Current (3)
ICC sleep mode current	-	-	10	uA	Sleep mode Current (3)
Normal Luminance	90	120	-	cd/m ²	Display Average
Standby Luminance	-	30	-	cd/m ²	
CIEx(White)	0.27	0.32	0.37		
CIEy(White)	0.30	0.35	0.40		
CIEx(Red)	0.57	0.62	0.67		
CIEy(Red)	0.30	0.35	0.40		v v (CIE 1021)
CIEx(Green)	0.28	0.33	0.38		x, y (CIE 1931)
CIEy(Green)	0.51	0.56	0.61		
CIEx(Blue)	0.09	0.14	0.19		
CIEy(Blue)	0.07	0.12	0.17		
Dark Room Contrast	2000:1				
Viewing Angle	160			degree	
Response Time		10		μs	

Note:

(1) Normal mode condition:

Driving Voltage(VCC): 15V

- Contrast setting (0xC1):

contrast value color A:0xA2 contrast value color B:0xA2

contrast value color C:0xA2

Frame rate: 105HzDuty setting: 1/128



(2) Standby mode condition:

- Driving Voltage(VCC): 15V

- Contrast setting (0xC1):

contrast value color A:0x2F contrast value color B:0x2F contrast value color C:0x2F

Frame rate: 105HzDuty setting: 1/128

(3) Sleep mode condition:

When send 0xAE command OLED display off and memory data will be maintained.

(4) Wake up condition:

When send 0xAF command OLED will be turned on.

Note: More setting refer to P35502 Application Note.



7. LIFETIME SPECIFICATION

ITEM	MIN	UNIT	Condition	Remark
Life Time	6,500	Hrs	120 cd/m², 50% alternating checkerboard	Note (1)
Life Time	8,600	Hrs	90 cd/m², 50% alternating checkerboard	Note (2)

Note:

- (A) Under Vcc = 15V
- (B) Life time is defined the amount of time when the luminance has decayed to less than 50% of the initial measured luminance.

(1) Setting of 120 cd/m²:

- Contrast setting (0xC1):

contrast value color A:0xA2 contrast value color B:0xA2 contrast value color C:0xA2

Frame rate : 105HzDuty setting : 1/128

(2) Setting of 90 cd/m²:

Contrast setting (0xC1):


contrast value color A:0x63 contrast value color B:0x63 contrast value color C:0x63

Frame rate: 105HzDuty setting: 1/128




8. INTERFACE

8.1 FUNCTION BLOCK DIAGRAM



8.2 PANEL LAYOUT DIAGRAM






8.4 GRAPHIC DISPLAY DATA RAM ADDRESS MAP

The GDDRAM is a bit mapped static RAM holding the bit pattern to be displayed. The size of the RAM is 128 x 64 bits and the RAM is divided into eight pages, from PAGE0 to PAGE7, which are used for monochrome 128x64 dot matrix display, as shown in Figure.

		Row re-mapping
PAGE0 (COM0-COM7)	Page 0	PAGE0 (COM 63-COM56)
PAGE1 (COM8-COM15)	Page 1	PAGE1 (COM 55-COM48)
PAGE2 (COM16-COM23)	Page 2	PAGE2 (COM47-COM40)
PAGE3 (COM24-COM31)	Page 3	PAGE3 (COM39-COM32)
PAGE4 (COM32-COM39)	Page 4	PAGE4 (COM31-COM24)
PAGE5 (COM40-COM47)	Page 5	PAGE5 (COM23-COM16)
PAGE6 (COM48-COM55)	Page 6	PAGE6 (COM15-COM8)
PAGE7 (COM56-COM63)	Page 7	PAGE7 (COM 7-COM0)
	SEG0SEG127	
Column re-mapping	SEG127SEG0	

When one data byte is written into GDDRAM, all the rows image data of the same page of the current column are filled (i.e. the whole column (8 bits) pointed by the column address pointer is filled.). Data bit D0 is written into the top row, while data bit D7 is written into bottom row as shown in **Figure.**






8.5 INTERFACE TIMING CHART

 $(V_{DD}$ - V_{SS} =1.65V to 3.5V, T_A = 25°C)

Symbol	Parameter	Min	Тур	Max	Unit
tcycle	Clock Cycle Time (write)	300	100	-	ns
tas	Address Setup Time	10	-	-	ns
t_{AH}	Address Hold Time	0	-	1	ns
t_{DSW}	Write Data Setup Time	40		-	ns
t_{DHW}	Write Data Hold Time	7	-	-	ns
t_{DHR}	Read Data Hold Time	20	-	ı	ns
toH	Output Disable Time	-	-	46	ns
t _{ACC}	Access Time	-	-	140	ns
tpwlr	Read Low Time	150	=	-	ns
tpwlw	Write Low Time	60	-	-	ns
tpwhr	Read High Time	60	-	1	ns
tpwhw	Write High Time	60	12	3	ns
t_R	Rise Time	=======================================	-	15	ns
$t_{ m F}$	Fall Time	-	-	15	ns
tcs	Chip select setup time	0	-	-	ns
tcsh	Chip select hold time to read signal	0	72	1	ns
tcsf	Chip select hold time	20	1 -	-	ns






9. POWER ON / OFF SEQUENCE & APPLICATION CIRCUIT

9.1 POWER ON / OFF SEQUENCE

The following figures illustrate the recommended power ON and power OFF sequence of SSD1357 with charge pump application.


Power ON sequence:

- 1. Power ON VDD
- 2. After VDD become stable, wait at least 20ms (t0), set RES# pin LOW (logic low) for at least 3us (t1) (4) and then HIGH (logic high).
- 3. After set RES# pin LOW (logic low), wait for at least 3us (t2). Then Power ON VCC.(1)
- 4. After VCC become stable, send command AFh for display ON. SEG/COM will be ON after 200ms (tAF).
- 5. After VDD become stable, wait for at least 300ms to send command.



Power OFF sequence:

- 1. Send command AEh for display OFF.
- 2. Power OFF VCC.(1), (2)
- 3. Power OFF VDD after tOFF. (4) (where Minimum tOFF=80ms, typical tOFF=100ms)






Note:

- (1) VCC should be kept float (i.e. disable) when it is OFF.
- (2) Power Pins (VDD, VCC) can never be pulled to ground under any circumstance.
- (3) The register values are reset after t1.
- (4) VDD should not be Power OFF before VCC Power OFF.



9.2 APPLICATION CIRCUIT



Recommend components:

C1 \ C2 : 1uF/16V

C3 · C4 : 4.7uF/25V (Tantalum type) or VISHAY (572D475X0025A2T)

Rref: 1M ohm 1% (0603) R: 49 ohm ~ 51ohm 1/4W D1 \ D2: RB480K (ROHM)

This circuit is designed for 8080 interface.

9.3 COMMAND TABLE

Refer to IC Spec.: SSD1357



10. RELIABILITY TEST CONDITIONS

No.	Items	Specification	Quantity
1	High temp. (Non-operation)	85℃, 240hrs	5
2	High temp. (Operation)	70 ℃, 120hrs	5
3	Low temp. (Operation)	-40℃, 120hrs	5
4	High temp. / High humidity (Operation)	65℃, 90%RH, 96hrs	5
5	Thermal shock (Non-operation)	-40 °C ~85 °C (-40 °C /30min; transit /3min; 85 °C /30min; transit /3min) 1cycle: 66min, 20 cycles	5
6	Vibration	Frequency: 5~50HZ, 0.5G Scan rate: 1 oct/min Time: 2 hrs/axis Test axis: X, Y, Z	1 Carton
7	Drop	Height: 120cm Sequence : 1 angle \ 3 edges and 6 faces Cycles: 1	1 Carton
8	ESD (Non-operation)	Air discharge model, ±8kV, 10 times	5

Test and measurement conditions

1. All measurements shall not be started until the specimens attain to temperature stability.

Evaluation criteria

- 1. The function test is OK.
- 2. No observable defects.
- 3. Luminance: > 50% of initial value.
- 4. Current consumption: within \pm 50% of initial value.



12. PACKING SPECIFICATION

TBD



13. OUTGOING INSPECTION PROVISION

1. 抽樣方法 / SAMPLING METHOD

(1) MIL-STD-1916 / 驗證水準 level III / 正常檢驗 / 單次樣品檢驗 MIL-STD-1916 / inspection level III / normal inspection / single sample inspection

(2) 主要缺陷 Level III; 次要缺陷 Level II

Major Level III; Minor Level II

		MIL-ST	D-1916	樣本代字	型對照表			
##.=	驗證水準(VL)							
批量	VII	VI	V	IV	III	II	I	
2 ~ 170	A	Α	Α	A	Α	Α	A	
171 ~ 288	Α	Α	Α	A	Α	Α	В	
289 ~ 544	Α	Α	Α	A	A	В	С	
545~960	A	A	A	A	В	С	D	
961 ~ 1632	A	Α	A	В	С	D	Е	
1633 ~ 3072	A	Α	В	С	D	Е	Е	
3073 ~ 5440	Α	В	С	D	Е	Е	Е	
5441~9216	В	С	D	Е	Е	E	Е	
9217 ~ 17408	С	D	Е	Е	Е	E	Е	
17409 ~ 30720	D	Е	Е	Е	Е	E	Е	
≧ 30721	Е	Е	Е	Е	Е	Е	Е	

2. 檢驗條件 / INSPECTION CONDITION

檢查和測量在下列條件下進行的,除非另有規定。

The inspection and meaurement are performed under the following conditions, unless otherwise specified.

溫度 / Temperature: 25±5℃ 濕度 / Humidity: 50±10%R.H.

壓力 / Pressure: 860~1060hPa (mbar)

檢驗員拿的面板和眼睛之間的距離 / Distance between the panel and

eyes of the inspector≥30cm



3. 品質檢驗規格 / SPECIFICATION FOR QUALITY CHECK

3.1 缺陷分類 / DEFECT CLASSIFICATION

SeverityInspection ItemDefectRemark主要缺陷 Major Defect1. 面板 Panel(1) 無顯示 Non-displaying (2) 線缺陷 Line defects(3) 故障 Malfunction (4) 玻璃破損 Glass cracked不能組裝 Can not be assembled2. 軟板 Film(1) 軟板尺寸超規 Film dimension out of specification不能組裝 Can not be assembled3. 尺寸 Dimension(1) 外形尺寸超規 Outline dimension out of specification次要缺陷 Minor Defect1. 面板 Panel(1) 玻璃刮傷 Glass scratch (2) 玻璃切割異常 Glass cutting NG
Major DefectPanelNon-displaying (2) 線缺陷 Line defects(3) 故障 Malfunction(4) 玻璃破損 Glass cracked2. 軟板 Film(1) 軟板尺寸超規 Film dimension out of specification不能組裝 Can not be assembled3. 尺寸 Dimension(1) 外形尺寸超規 Outline dimension out of specification次要缺陷 Minor Defect1. 面板 Panel(1) 玻璃刮傷 Glass scratch (2) 玻璃切割異常
Defect (2) 線缺陷 Line defects
Line defects (3) 故障
(3) 故障
Malfunction (4) 玻璃破損 Glass cracked2. 軟板 Film(1) 軟板尺寸超規 Film dimension out of specification不能組裝 Can not be assembled3. 尺寸 Dimension(1) 外形尺寸超規 Outline dimension out of specification次要缺陷 Minor Defect1. 面板 Panel(1) 玻璃刮傷 Glass scratch (2) 玻璃切割異常
(4) 玻璃破損 Glass cracked 2. 軟板 Film (1) 軟板尺寸超規 Film dimension out of specification Can not be assembled 3. 尺寸 Dimension (1) 外形尺寸超規 Outline dimension out of specification 次要缺陷 Minor Defect 1. 面板 Glass scratch Glass scratch (2) 玻璃切割異常
Class cracked 2. 軟板
2. 軟板 Film(1) 軟板尺寸超規 Film dimension out of specification不能組裝 Can not be assembled3. 尺寸 Dimension(1) 外形尺寸超規 Outline dimension out of specification次要缺陷 Minor Defect1. 面板 Panel (2) 玻璃切割異常
Film Film dimension out of specification 3. 尺寸 (1) 外形尺寸超規 Outline dimension out of specification 次要缺陷 1. 面板 (1) 玻璃刮傷 Glass scratch (2) 玻璃切割異常
文要缺陷 Minor Defect1. 面板 Defect(1) 软璃切割異常(1) 外形尺寸超規 Outline dimension out of specification(1) 玻璃刮傷 Glass scratch (2) 玻璃切割異常
3. 尺寸 Dimension Outline dimension out of specification 文要缺陷 Minor Defect Defect Defect Defect Dimension Outline dimension out of specification Outline dimension out of specification
Dimension Outline dimension out of specification 文要缺陷 Minor Defect Outline dimension out of specification (1) 玻璃刮傷 Glass scratch (2) 玻璃切割異常
次要缺陷1. 面板(1) 玻璃刮傷MinorPanelGlass scratchDefect(2) 玻璃切割異常
次要缺陷
Minor Panel Glass scratch (2) 玻璃切割異常
Defect (2) 玻璃切割異常
(-) 1/2 P3 93 E37 (113
(3) 玻璃崩邊、崩角
(3) 坂崎朋笈、朋戸 Glass chip
2. 偏光板 (1) 偏光板刮傷
Polarizer Polarizer scratch
(0) + 7 7 7
/ 正元明 / 日
Stains on surface Appearance (3) 偏光板氣泡 defect
Polarizer bubbles
3. 顯示 (1) 暗點、亮點、髒污
Displaying Dim spot Bright spot dust
4. 軟板 (1) 損傷
Film Damage
(2) 異物
Foreign material



3.2 出貨規格 / OUTGOING SPECIFICATION

			允收				
項目							
Item	Description	Criterion					
I. 面板	1. 髒污	無法去除的不純物或污染物大小超過 2/3 畫					
Panel	Dust	素,是不能接受的。					
		Dust that can not be cleared and greater than					
		2/3 pixels size is not acceptable.					
	2. 玻璃刮傷	傷					
	Glass scratch	寬 / Width 長 / Length 容許個數	一 次要 Minor				
		(mm) (mm) number of	f				
		W L pieces					
		permitted	_				
		W≦0.05 . 忽略 忽略					
		Ignore Ignore					
		0.05< W≤0.1 L≤2 2					
		0.1< W					
		None					
		顯示區外 忽略					
		beyond A.A. Ignore					
		備註 / Note: The distance between two defect can not be less than 10mm.					
	3. 玻璃破損	(1) 裂紋 / Crack					
	Glass crack	擴展裂紋是不能接受的。					
		Propagation crack is not acceptable.					
	4. 玻璃崩邊、崩角	(1) 崩角 / Chip on corner					
	Glass chip	z)					



項目 Item	描述 Description	標準 Criterion					允收 水準 AQL	
I. 面板 Panel	4. 玻璃崩邊、崩角 Glass chip	(2) 崩弦	(2) 崩邊 / Chip on edge					次要 Minor
		A/A到切割 線 Size(mm) Level A/A to		崩邊、崩角規格 Glass chip spec 崩角 Size 崩邊 Size				
			glass edge Size(m)	Chip on corner	(mm ≤ 1.5	Chip on edge	(mm) ≦3.0	
		Normal product	-	X Y Z X	≦ 1.3 ≤ 2.0 ≤ t ≤ 1.0	Y Z X	≤3.0 ≤1.0 ≤t ≤3.0	
		Narrow border product	1 <d≦1.8< td=""><td>Y Z X</td><td>≤1.0 <t ≤0.5</t </td><td>Y Z X</td><td>≦0.5 <t ≤3.0</t </td><td></td></d≦1.8<>	Y Z X	≤1.0 <t ≤0.5</t 	Y Z X	≦0.5 <t ≤3.0</t 	
		/#***** /	D≦1	Z	≦0.5 <t< td=""><td>Y Z</td><td>≦0.25 <t< td=""><td></td></t<></td></t<>	Y Z	≦0.25 <t< td=""><td></td></t<>	
		備註 / Note: 1. t = 玻璃厚度 t = glass thickness 2. 崩邊或崩角延伸到 ITO 導線是不能接受的。 Chip on the corner extending into the ITO contact is not acceptable. Sealing glue discontinuity and glue width less than 0.3mm is not acceptable.						
	5. 封膠膠寬 Sealing glue width						主要 Major	
	6. 尺寸 Dimension	請參閱圖紙的規範。 Refer to the drawing of the spec					主要 Major	
II. 偏光板 Polarizer	1.刮傷 Scratch	點狀按照 "項目 II-3 偏光板氣泡" 的標準。 Spot type in accordance with the criteria of "Item II-3. Polarizer bubble". 線狀按照 "項目 I-1 玻璃刮傷" 的標準。 Line type in accordance with the criteria of "Item I-1. Glass scratch".				次要 Minor		



項目 Item	描述 Description	標準 Criterion				
II. 偏光板 Polarizer	2. 表面汙漬 Stains on surface	表面汙漬無法用軟布或類似的清潔物輕輕擦拭 去除。 Stains cannot be removed even when wiped lightly with a soft cloth or similar cleaning.	AQL 次要 Minor			
	3. 偏光板氣泡 Polarizer bubble	(mm) Point Size Size	次要 Minor			
		0.5<Φ 0 顯示區外 忽略 beyond A.A. Ignore				
III. 顯示 Displaying	1. 耗電 Power consumption	該模組的工作電流消耗不應超出產品規格書的 規範。 The module operating current consumption should not go beyond the standard indicated in Product Specification				
	2. 像素尺寸 Pixel size	顯示像素的尺寸的公差應規格的±25%之內。 The tolerance of display pixel dimension should be within ±25% of specification.				
	3. 顏色 Color 4. 亮度 Luminance 5. 亮線 Bright line	依據產品規格。 Refer to the product specification. 依據產品規格。 Refer to the product specification. 未點亮畫面出現亮線,是不能接受的。 Bright line when all display off is not acceptable.				
	6. 黑線 Black line	全點亮畫面出現黑線,是不能接受的。 Black line when all display on is not acceptable.				
	7. 暗淡線 Dim line	周圍亮度差異 10%以上,是不能接受的。 The surrounding brightness different more than 10% is not acceptable.	次要 Minor			
	8. 亮度區塊異常 Luminance area uniformity	區塊亮度差異 10%以上,是不能接受的。 The surrounding area brightness different more than 10% is not acceptable.				



項目	描述	標準	允收水		
Item	Description	Criterion	準		
 Ⅲ. 顯示	9. 顏色區塊異常	區塊顏色差異 10%以上,是不能接受的。	AQL 次要		
Displaying	Color	The surrounding area color different more	Minor		
	uniformity	than 10% is not acceptable.			
	area				
	10. 邊緣 pixel 亮	邊緣 pixel 任一排亮度不均佔 1/2 面積以上,是	次要		
	度不均	不能接受的。	Minor		
	Edge row or	Edge pixel any row or column luminance			
	column luminance	uniformity accounted for more than 1/2 area is not acceptable.			
	uniformity				
	,				
		<u> </u>			
		1.	次要		
	髒污	平均直徑 容許個數	Minor		
	Dimming	Average diameter number of			
	spot Lighting	D:(mm) pieces permitted			
	spot · Dust	D ≦0.1 忽略 Ignore			
		0.1 < D ≦0.2 2			
		0.2 < D 0			
		顯示區外 忽略			
		beyond A.A. Ignore			
		D=長邊直徑			
		D=long diameter			
		像素暗點是不允許。			
		Pixel off is not allowed.			



項目 Item	描述 Description	標準 Criterion	允收 水準 AQL			
III. 顯 示 Displaying	11. 暗點、亮點 、 髒污 Dimming spot、Lighting spot、Dust	2.	次要 Minor			
	opot Buot	W ≤ 0.03 忽略 忽略				
		0.05< W 無 None 顯示區外 忽略				
		beyond A.A. Ignore				
	12. 微亮點/線	依限度樣品判定。 Judge by limit sample.	次要 Minor			
		正常畫面 NG畫面				
		ABCD ABCD 0123 NG ± m				
IV. 軟板 Film	1. 尺寸 Dimension	軟板尺寸超規。 Film dimension out of Spec.	主要 Major			
	2. 損傷 Damage	破損;深刮傷;深摺痕;深壓痕或其他損害是 不能接受的。 Crack; deep scratch; deep fold; deep pressure mark or other damage is not acceptable.				
	3. 異物 Foreign material	導電異物附著在導線,軟板和玻璃之間的異物是不能接受的。 Conductive foreign material sticking to the leads, foreign material between film and glass are not acceptable.	次要 Minor			



14. APPENDIXES

APPENDIX 1: DEFINITIONS

A. DEFINITION OF CHROMATICITY COORDINATE

The chromaticity coordinate is defined as the coordinate value on the CIE 1931 color chart for R, G, B, W.

B. DEFINITION OF CONTRAST RATIO

The contrast ratio is defined as the following formula:

C. DEFINITION OF RESPONSE TIME

The definition of turn-on response time Tr is the time interval between a pixel reaching 10% of steady state luminance and 90% of steady state luminance. The definition of turn-off response time Tf is the time interval between a pixel reaching 90% of steady state luminance and 10% of steady state luminance. It is shown in Figure 2.




Figure 2 Response time



D. DEFINITION OF VIEWING ANGLE

The viewing angle is defined as Figure 3. Horizontal and vertical (H & V) angles are determined for viewing directions where luminance varies by 50% of the perpendicular value.





Figure 3 Viewing angle



APPENDIX 2: MEASUREMENT APPARATUS


A. LUMINANCE/COLOR COORDINATE

PHOTO RESEARCH PR-670, MINOLTA CS-100




B. CONTRAST / RESPONSE TIME / VIEWING ANGLE

WESTAR CORPORATION FPM-510





C. ESD ON AIR DISCHARGE MODE





APPENDIX 3: PRECAUTIONS FOR USING THE OLED MODULE

Precautions for Handling

- 1. When handling the module, wear powder-free antistatic rubber finger cots, and be careful not to bend and twist it.
- 2. The OLED module is consisted of glass and film, and it should avoid pressure, strong impact, or being dropped from a high position.
- 3. The OLED module is an electronic component and is subject to damage caused by Electro Static Discharge (ESD). And hence normal ESD precautions must be taken when handling it. Also, appropriate ESD protective environment must be administered and maintained in the production line. When handling and assembling the panel, wear an antistatic wrist strap with the alligator clip attached to the ground to prevent ESD damage on the panel. Antistatic wrist strap should touch human body directly instead of gloves. (See below photos).





- 4. Take out the panel one by one from the holding trays for assembly, and never put the panel on top of another one to avoid the scratch.
- 5. Avoid jerk and excessive bend on TAB/FPC/COF, and be careful not to let foreign matter or bezel damage the film.
- 6. When handling and assembling the module (panel + IC), grab the panel, not the TAB/FPC/COF.
- 7. Use the tweezers to open the clicks on the connector of PCB before the insertion of FPC/COF, and click them back in. Once the FPC/COF sits properly in the connector, use the tweezers to avoid the damages.












8. Please do not bend the film near the substrate glass. It could cause film peeling and TAB/FPC/COF damage. For TAB, It should bend the slit area as actual OLED it is. For FPC or COF, it is suggested to follow below pictures for instruction (distance between substrate glass and bending area >1.5mm; R>0.5mm).









9. Avoid bending the film at IC bonding area. It could damage the IC ILB bonding. It should avoid bending the IC seal area. Please keep the bending distance >1.5mm.






10. Use both thumbs to insert COF into the connector when assembling the panel. Please refer to the photo.





- 11. Do not wipe the pin of film and polarizer with the dry or hard materials that will damage the surface. When cleaning the display surface, use the soft cloth with solvent, IPA or alcohol, to clean.
- 12. Protection film is applied to the surface of OLED panel to avoid the scratch. Please remove the protective film before assembling it. If the OLED panel has been stored for a long time, the residue adhesive material of the protective film may remain on the display surface after remove the protective film. Please use the soft cloth with solvent, IPA or alcohol, to clean.
- 13. When hand or hot-bar soldering TAB/FPC onto PCB, make sure the temperature and timing profiles to meet the requirements of soldering specification (the specification depends on the application or optimized by customer) to prevent the damage of IC pins by inappropriate soldering.
- 14. Solder residues arise from soldering process have to be cleaned up thoroughly before the module assembly.
- 15. Use the voltage and current settings listed in the specification to do the function test after the module assembly.
- 16. Suggestion for soldering process:
 - i. TAB Lead- free soldering hot bar process
 - 1. Use pulse heated bonding tool equipment
 - 2. Material: Sn/Ag/Cu lead-free solder paste with typical 25um thickness on PCB pad. The TAB pin size and shape may be different, please base on the production line to adjust the thickness of PCB pad and temperature.
 - 3. Bonding Force:--4kg per centimeter square as the starting point.
 - 4. Suggested bonding tool temperature & time profile is as below for reference. Since there are differences in TAB soldering pins, soldering technicians' skills, mechanism...etc., the soldering conditions must be adequately tuned.





- ii. TAB Lead- free soldering wire processIn case of manual soldering (Lead- free solder wire)
 - 1. Solder wire contact iron directly: 280±5 °C at 3-5secs
 - 2. Solder wire contact TAB lead directly (near iron but not contact): 380±5 ℃, 3-5secs
 - 3. Since there are differences in TAB soldering pins, soldering technicians' skills, mechanism...etc., the soldering conditions must be adequately tuned.
- iii. High temperature will result in rapid heat conduction to IC and might cause damage to IC, so please keep the temperature below 380 °C. Also, avoid damaging the polyimide and solder resist which might take place at high temperatures. Refold cycles base on the de-soldering status, if the plating of pin was damaged, it can not be used again.



Precautions for Electrical

1. Design using the settings in the specification


It is very important to design and operate the panel using the settings listed in the specification. It includes voltage, current, frame rate and duty cycle... etc. Operation the OLED outside the range of the specification should be entirely avoided to ensure proper operation of the OLED.

2. Maximum Ratings

To ensure the proper operation of the panel, never design the panel with parameters running over the maximum ratings listed in the specification. Also the logic voltages such as VIL and VIH have to be within the specified range in the specification to prevent any improper operation of the panel.

3. Power on/off procedure

To avoid any inadvertent effects resulting from inappropriate power on/off operations, please follow the directions of power on/off procedure on page 6. Any operation that does not comply with the procedure could cause permanent damage of the IC and should be avoided. When the logic power is not on, do not activate any input signal. Abrupt shutdown of power to the module, while the OLED panel is on, would cause OLED panel malfunction.






4. Power savings

To save power consumption of the OLED, please use partial display or sleep mode when the panel is not fully activated. Also, if possible, make the black background to save power.

The OLED is a self-luminous device and a particular pixel cluster or image can be lit on via software control. So power savings can be achieved by partial display or dimming down the luminance. Depending on the application, the user can choose among Ultra Bright Mode, Normal Operation Mode, and Sleeping Mode. The power consumption is almost in directly proportion to the brightness of the panel, and also in directly proportion to the number of pixels lit on the panel. The customer can save the power by the use of black background and sleeping mode. One benefit from using these design schemes is the extension of the OLED lifetime.



5. Adjusting the luminance of the panel

Although there are a couple of ways to adjust the luminance of the panel, it is strongly recommended that the customer change the contrast setting to adjust the luminance of the panel. Adjusting voltages to achieve desired luminance is not allowed. Be aware that the adjustment of luminance would accompany the change of lifetime of the panel and its power consumption as well.

6. Residual Image (Image Sticking)

The OLED is a self-emissive device. As with other self-emissive device or displays consisting of self-emissive pixels, when a static image frozen for a long period of time is changed to another one with all-pixels-on background, residual image or image sticking is noticed by the human eye. Image sticking is due to the luminance difference or contrast between the pixels that were previously turned on and the pixels that are newly turned on. Image sticking depends on the luminance decay curve of the display. The slower the decay, the less prominent the image sticking is. It is strongly recommended that the user employ the following four strategies to minimize image sticking.




- 1. <u>Employ image scrolling or animation</u> to even out the lit-on time of each and every pixel on the display, also could use sleeping mode for reduced the residual image and extend the power capacity.
- 2. <u>Minimize the use of all-pixels-on or full white background</u> in their application because when the panel is turned on full white, the image sticking from previously shown patterns is the most revealing. Black background is the best for power savings, greatest visibility, eye appealing, and dazzling displays.
- 3. Avoid displaying the characters or menu with high brightness level in a fix position for a long time or repeatedly. If necessary, using the auto fadeout technology.
- 4. If a static logo is used in the reliability test, change the pattern into its inverse (i.e., turn off the while pixels and turn on the previously unlit pixels) and freeze the inverse pattern as long as the original logo is used, so every pixel on the panel can be lit on for about the same time to minimize image sticking, caused by the differential turn-on time between the original and its reverse patterns.





Scrolling example






Precautions for Mechanical

1. Cushion or Buffer tape on the cover glass

It is strongly recommended to have a cushion or buffer tape to apply on the panel backside and front side when assembling OLED panel into module to protect it from damage due to excessive extraneous forces.



It is recommended that a plating conductive layer be used in the housing for EMI/EMC protection. And, the enough space should be reserved for the IC placement if the IC thickness is thicker than the TAB film when customer design the PCB.

2. Avoid excessive bending of film when handling or designing the panel into the product

The bending of TAB/COF/FPC has to follow the precautions indicated in the specification, extra bending or excessive extraneous forces should be avoided to minimize the chances of film damage. If bending the film is necessary, please bend the designated bending area only. Please refer to items 8 and 9 of Precautions for Handling for more information.



Precautions for Storage and Reliability Test

1. Storage

Store the packed cartons or packages at $25\,^{\circ}\text{C} \pm 5\,^{\circ}\text{C}$, $55\%\pm 10\%$ RH. Do not store the OLED module under direct sunlight or UV light. For best panel performance, unpack the cartons and start the production of the panels within six months after the reception of them.