

NS2009 DataSheet V1.1

ShenZhen Nsiway Technology Co., Ltd 201108



Change History

| DATA | VERSION | AUTHOR | CHACE EVDI AIN |
|----------|---------|--------|----------------|
| | | AUTHUR | CHAGE EXPLAIN |
| 2011, 09 | V1.1 | | QFN(3×3)-16L |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |



CONTENTS

| Change History | 2 |
|---|----|
| General Description | 5 |
| Features | 5 |
| Applications | 5 |
| Typical Application Circuit | 5 |
| Absolute Maximum Ratings | 6 |
| Electrical Characteristics | 8 |
| Typical Characteristics | 9 |
| Theory of Operation | 11 |
| The Basic Principle Analog Input Characteristics Differential Mode Application Recommendations of Touch Screen Pressure Measurement | |
| Digital Interface | 13 |
| Write Command Read Command High-Speed Mode Digital Timing Data Format PENIRQ Output | |
| Application Note | 17 |
| Physical Size of Chip Package | 18 |
| MSOP-10 Package | |



FIGURE LISTS

| Figure 1. NS 2009 Typical Application Circuit | 5 |
|---|----|
| Figure 2. MSOP-10 Package Pin Distribution (top view) | |
| Figure 3. QFN(3×3)-16L Package Pin Distribution (top view) | 8 |
| Figure 4. NS2009 Analog Input Schematic | 11 |
| Figure 5. Differential reference mode diagram (C3 = 1, Y direction drive switch closure, XP as an analog input) | 12 |
| Figure 6. Pressure Measurement Block Diagram | 12 |
| Figure 7. I2C interface write command timing diagram | 13 |
| Figure 8. I2C Interface Read Command Timing Schamatic | 14 |
| Figure 9. NS2009 Digital Interface | |
| Figure 10.Ideal Input Voltages and Output Codes | 16 |
| Figure 11. PENIRQ Function Schematic | 16 |
| Figure 12. MSOP-10 Package Size | |
| Figure 13.QFN(3×3)-16L Package Size | 19 |
| TABLE LISTS | |
| | |
| Table 1 Chip Limit Parameter Table | |
| Table 2 NS2009 Electrical Characteristics Table | |
| Table 3 ADC Input Configuration | |
| Table 4 address byte | |
| Table 5 Command Byte | |
| Table 6 PD0 Control Bit | |
| Table 7 timing specification | 15 |
| | |



General Description

The NS2009 is a 4-wire resistive touch screen controller with I2C Interface, includes 12-bit resolution A / D converter. The NS2009 through the implementation of the two A / D conversion has been identified by the location of the screen, in addition to measurable increase in pressure on the touch screen. 2.7V typical work in the state, the closure of the reference voltage, power consumption can be less than 0.75mW.

Features

- Operating voltage range of 2.0V ~ 5.5V
- Touch-pressure measurement
- 2-wire I2C communication interface
- With automatic power down feature
- MSOP10 and QFN(3×3)-16L package
- -40 ~ 85 ^oC Operating Temperature Range

Applications

- Mobile phone (cell phone, etc.)
- Touch screen displays, personal digital assistant (PDA)
- Portable equipment, POS terminal machine equipment, etc.

Typical Application Circuit




Figure 1. NS 2009 Typical Application Circuit



Absolute Maximum Ratings

Table 1 Chip Limit Parameter Table

| Name | Parameter |
|--|--------------------|
| VDD Voltage | -0.3V To $+$ 5.5V |
| Analog Input Voltage | -0.3V To +VDD+0.3V |
| Digital Input Voltage | -0.3V To+VDD+0.3V |
| Consumption | 1W |
| Maximum Junction Temperature | +150℃ |
| Operating Temperature | -40°C∼+85°C |
| Storage Temperature | -65℃~+150℃ |
| Welding Temperature (less than 10 seconds) | +260℃ |
| ESD | +/- 8000V (HMD) |
| Latch Up | +/- 100mA |

WARNING: In addition to limits or any other conditions, the chip may be damaged.



Electrical Characteristics

Qualification: VS = +2.5 V \sim +5.5 V, TA =- 40 °C \sim +85 °C, VDD = +2.7 V, 12bits standard mode (100K), or fast mode (400K), the digital input ground or VDD.

Table 2 NS2009 Electrical Characteristics Table

| Parameter | Condition | Min | Тур | Max | Unit |
|--------------------------|--------------------------------|----------|------|-----------|-------------------------|
| Analog Input: | | | | | |
| Differential Input | Cathode Input - Negative Input | 0 | | V_{REF} | V |
| Single-ended Input | Cathode Input | -0.2 | | +VDD+0.2 | V |
| | Negative Input | -0.2 | | +0.2 | V |
| Input Capacitance | | | 25 | | pF |
| Leakage current | | | 0.1 | | μΑ |
| ADC System Performance: | | | | | |
| Resolution | | | 12 | | Bits |
| No missing Code | | 10 | | | Bits |
| Integral Linearity Error | | | | ±2 | LSB ¹ |
| Imbalance Error | | | | ±6 | LSB |
| Gain Error | External Vref | | | ±4 | LSB |
| Noise Performance | Including Internal Vref | | 70 | | μV_{rms} |
| PSRR | | | 70 | | dB |
| Switch Driver | | | | | |
| Switch On-Resistance | | | | | |
| YP、XP | | | 5 | | Ω |
| YN、XN | | | 5 | | Ω |
| Driver Current(2) | Duration 100ms | | | 50 | mA |
| Digital Input/Output | | | | | |
| Logic Type | | | CMOS | | |
| Capacitance | All Digital Control Input Pins | | 5 | 15 | pF |
| V _{IH} | I _{IH} ≤+5μA | VDD*0.7 | | VDD+0.3 | V |
| V_{IL} | I _{I∟} ≤+5µA | -0.3 | | 0.3*VDD | V |
| V_{OH} | I _{OH} =-250μA | VDD*0.8 | | | V |
| V_{OL} | I _{OL} =250μA | | | 0.4 | V |
| Data Format | | Straight | | | |
| | | Binary | | | |
| Power Requirement | | | | | |
| VDD | Operating Range | 2.0 | | 5.5 | V |
| Quiescent Current | Internal Vref Off | | 100 | 150 | μΑ |
| | Internal Vref On | | 300 | | μΑ |
| | | | | | |
| | Power-Down State | | | 3 | μΑ |
| Temperature Range | _ | | | | |
| Feature | | -40 | | +85 | $^{\circ}\! \mathbb{C}$ |

Notes:

- 1. LSB that the least significant bit
- 2. In order to ensure reliable chip, X, Y can not be larger than the drive current 50mA



Pin Configuration

Pin Layout




Figure 2. MSOP-10 Package Pin Distribution (top view)




Figure 3. QFN(3×3)-16L Package Pin Distribution (top view)





Pin Discription

| PIN# | | NAME | DISCRIPTION |
|--------------|---------|--------|--------------------------------|
| QFN(3×3)-16L | MSOP-10 | | |
| 1 | | A1 | I2C Address Input1 |
| 2 | 8 | A0 | I2C Address Input0 |
| 3 | 6 | GND | Ground |
| 4 | - | AUX | Auxiliary Input |
| 5 | 1 | VDD | Power Supply |
| 6 | 2 | XP | XP Position Input |
| 7 | 3 | YP | YP Position Input |
| 8 | 4 | XN | XN Position Input |
| 9 | 5 | YN | YN Postion Input |
| 10 | | GND | Ground |
| 11 | | BAT | Battery Monitor Input |
| 12 | | NC | |
| 13 | - | VREF | Reference Voltage Input/Output |
| 14 | 7 | PENIRQ | Pen Interrupt Pin |
| 15 | 9 | SDA | I2C Data Interface |
| 16 | 10 | SCL | I2C Clock Interface |


Typical Characteristics


Conditions: TA = 25 $^{\circ}$ C, VDD = +2.7 V,12-bit mode; PD0 = 0

























Theory of Operation

The Basic Principle

NS2009 is a typical type of successive approximation ADC (SAR ADC), contains a sample / hold, analog-to-digital conv ersion, I2C data output functions. Single power supply, power supplyvoltage range of $2.0V \sim 5.5V$. The analog inputs (X.

Y, Z) via control register enter the ADC, as a touch screen application, it should be configured as a differential mode, which can effectively eliminate theparasitic resistance of the driver switch and external interference caused by measurement error and improve the conversion accuracy.

Analog Input Characteristics

Figure 5 describes MUX, ADC's analog input as well as the I2C interface circuit. Table 3 shows the control byte order bit C3, C2, C1, C0 and the relationship of configuration between NS2009.




Figure 4. NS2009 Analog Input Schematic

Table 3 ADC Input Configuration

| P | Table 67/26 input Germgaration | | | | | | | | | | | | | | |
|----|--------------------------------|----|----|------------------------------|--|---------------|-----|-----|-----|----------------|----------------|------------------------------|------------------------------|--------------|--------------|
| СЗ | C2 | C1 | C0 | BAT1 | AUX1 | TEMP | YN | XP | YP | Y- Position | X- Position | Z ₁ - Position | Z ₂ - Position | X- Driver | Y- Driver |
| 0 | - | - | - | _ | _ | _ | _ | _ | 1 | - | | _ | _ | - | _ |
| 1 | 0 | 0 | 0 | Long driv | er, Acceler | ate mode | | | +IN | | meas | | | On | Off |
| 1 | 0 | 0 | 1 | Long driv | er, Acceler | ate mode | | +IN | | meas | | | | Off | On |
| 1 | 0 | 1 | 0 | Long driv | er, Acceler | ate mode | | +IN | | | | meas | | XN On | YP On |
| 1 | 0 | 1 | 1 | Long driver, Accelerate mode | | +IN | | | | | | meas | XN On | YP On | |
| 1 | 1 | 0 | 0 | Short o | Short driver, auto power down,low power mode | | | | +IN | | meas | | | On | Off |
| 1 | 1 | 0 | 1 | Short o | driver, auto low power | power mode | | +IN | | meas | | | | Off | On |
| 1 | 1 | 1 | 0 | Short o | driver, auto low power | power mode | | +IN | | | | meas | | XN On | YP On |
| 1 | 1 | 1 | 1 | Short o | driver, auto low power | power mode | +IN | | | | | | meas | XN On | YP On |



Differential Mode

When the command control bit C3 is high, NS2009 is in the measurement mode of X, Y, Z, theinternal ADC reference voltage source is the differential mode, shown in Figure 8. Theadvantage of differential mode: + REF and-REF input directly to the YP, YN, Which can eliminate measurement error because of the switch on-resistance. The disadvantage is that: both the ample or conversion process, the driver will need to be on, relative to single-ended mode, the power consumption increased.




Figure 5. Differential reference mode diagram (C3 = 1, Y direction drive switch closure, XP as an analog input)

Application Recommendations of Touch Screen

In the application, it is recommended to add some external capacitor across the touch screen inorder to filter the noise from touch-screen (such as: the noise from backlight and LCD circuit). Capacitors and resistors form a low-pass filter to suppress noise. Too large capacitance valuemay lead to an increase in set-up time, there gain error. So capacitance should be taken intoconsideration to choose the input signal bandwidth requirements.

Pressure Measurement

NS2009 can also measure the pressure of touch, that is written in Table 3 Measurement of Z direction. Ingeneral, the performance of such measurements do not ask for much, so the use of 8-bit resolution mode(however, the calculation is the following 12-bit resolution mode) can be. There are several different ways toachieve the pressure measurements. The first method needs to know X panel of the resistance, X the location of the measurement, touch screen panel attached between the two measured values (Z1 and Z2), as shownin Figure 11. Formula can be used (3) calculate the touch resistance:

$$R_{\text{touch}} = R_{\text{X-Plate}} \cdot \frac{XPosition}{4096} \left(\frac{Z2}{Z1} - 1 \right) \dots (3)$$

The second approach requires the detection of X and Y panels panel resistance, X and Y position, and the Z1 position. Formula can be (4) Calculation of touch resistance:

$$Rtouch = \frac{\text{RX-Plate} \cdot \text{X-Position}}{4096} \left(\frac{4096}{Z_1} - 1\right) - R_{Y} - Plate \left(1 - \frac{Y - Position}{4096}\right) \dots (4)$$

$$\text{MEASURE}_{X-POSITION} \quad \text{MEASURE}_{Z-POSITION} \quad$$

Figure 6. Pressure Measurement Block Diagram



Digital Interface

NS2009 data interface is I2C serial interface, I2C interface to meet the agreement, can realize the standard mode (100K), fast mode (400K) or high-speed mode (3.4M), divided into the control of NS2009 writing, reading two command format, write command is used to enter an address and command bytes, so that work in the designated NS2009 configuration and

mode, NS2009 readcommand is used to output data of ADC conversion in order to obtain information related tomeasurement.

Write Command

Command timing, as shown in Figure 12.




Figure 7. I2C interface write command timing diagram

First byte for address byte:

| Tabl | le 4 | addr | ess | bvte |
|------|------|------|-----|------|
|------|------|------|-----|------|

| | ISB) | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0(LSB) |
|---|------|------|------|------|------|------|------|-----------|
| 1 | | 0 | 0 | 1 | 0 | 0 | A0 | R/W |

The lowest R / W (bit0), 0 means write command, 1 means read command A0 (Bit1) control bit for the hardware address, which must be in line-level with 8 pin to the corresponding NS2009. The highest 5-bit a ddress for the software, you must enter a fixed code "10010", as shown in Figure 7. After the first byte has been received, NS2009 issue response signalACK (0-level) at the 9th clock cycle,indicating that the data hasbeen received.

Second byte for command byte:

| Table | 5 | Comp | nand | Rvta |
|-------|---------|-------|------|------|
| Table | \cdot | COHII | пано | DVIE |

| | | | | aa <i>D</i> | | | |
|------------|------|------|------|-------------|------|------|-----------|
| Bit7 (MSB) | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0(LSB) |
| C3 | C2 | C1 | C0 | Х | PD0 | M | Х |

C3, C2, C1, C0 - decided NS2009 configuration of the input signal and the corresponding measurement function specifically as shown in table 3.

PD1, PD0 - used to control the internal reference voltage source and the pen interrupt signal, asshown in table 6:

Table 6 PD0 Control Bit

| PD0 | PENIRQ | Function Discprition |
|-----|---------|---|
| 0 | Enable | Saving mode, only after the second byte of write command, the internal ADC circuit starts work, until the ADC data conversion is completed, the chip automatically enter the power down state, ADC data saves in internal registers of the data to wait to be read. |
| 1 | Disable | ADC always on. |



M - Mode Selection, and to set the resolution of ADC. MODE = 0, ADC is a 12-bit mode; MODE = 1, ADC is an 8-bit mode. The lowest bit (bit0) is set aside, and can be set up, the general set to 0 After the second byte has been received, NS2009 will issue the response signal ACK(0-level) at the 18th clock cycle, indicating that the data has been received.

Read Command

Command Timing, Shown in Figure 13:




Figure 8. I2C Interface Read Command Timing Schamatic

Reading command contains 3-byte, the first byte is address, similar to the write command only for bit0 is high; the next 2 bytes is the 12bit from NS2009 (if 8bits mode, it is only 1 bytes of data), redundant 4bits zero. After NS2009 received the first byte of the address data, then issue response signal ACK (0-level) at the 9th clock cycle, then started to output the first byte of data, after the host received the first byte of data then should issue response master ACK (0-level), After NS2009 received masker ACK then started to send second byte of data, after the host received the second byte of data, do not answer, at this time, SDA will be pulled high, which is shown on the masker Not ACK signal.

High-Speed Mode

When the host send data "00001XXX", which was received by NS2009 then the host doesn't need wait for the response, NS2009 will enter the high-speed mode (serial rate can 3.4Mhz), until the host issued a STOP signal. High-speed mode, the read/write command format is the same as the standard mode and speed mode. But STOP signal can not be made, otherwise high-speed mode will be ended.

Digital Timing




Figure 9. NS2009 Digital Interface



Table 7 timing specification

| | i dol | e 7 timing specification | | | |
|-------------|---------------------------------|---------------------------------|---------------------------|------|-------|
| Serial | | | $+VDD = 2.7V, C_{LOAD} =$ | | Unit |
| Number | Instruction | Test Condition | 50pF | | Offic |
| Number | | | Min | Max | |
| | | Standard Mode | 0 | 100 | kHz |
| fSCL | CCI. Clask Francisco | Fast Mode | 0 | 400 | kHz |
| | SCL Clock Frequency | High-Speed Mode, Cb = 100pF max | 0 | 3.4 | MHz |
| | | High-Speed Mode, Cb = 400pF max | 0 | 1.7 | MHz |
| | Bus Free Time Between a STOP | Standard Mode | 4.7 | | μs |
| tBUF | and Start Condition | Fast Mode | 1.3 | | μs |
| | | Standard Mode | 4.0 | | μs |
| tHD; | Hold Time (Repeated) START | Fast Mode | 600 | | ns |
| STA | Condition | High-Speed Mode | 160 | | ns |
| | | Standard Mode | 4.7 | | μs |
| | LOW By the Lottle COL Ob. I | Fast Mode | 1.3 | | μs |
| tLOW | LOW Period of the SCL Clock | High-Speed Mode, Cb = 100pF max | 160 | | ns |
| | | High-Speed Mode, Cb = 400pF max | 320 | | ns |
| | | Standard Mode | 4.0 | | μs |
| | | Fast Mode | 600 | | ns |
| tHIGH | HIGH Period of the SCL Clock | High-Speed Mode, Cb = 100pF max | 60 | | ns |
| | | High-Speed Mode, Cb = 400pF max | 120 | | ns |
| 10 | 0.1 . The fact 5 | Standard Mode | 4.7 | | μs |
| tSU; | Setup Time for a Repeated START | Fast Mode | 600 | | ns |
| STA | Condition | High-Speed Mode | 160 | | ns |
| | | Standard Mode | 250 | | ns |
| tSU; | Data Setup Time | Fast Mode | 100 | | ns |
| DAT | | High-Speed Mode | 10 | | ns |
| | | <u> </u> | | | |
| | Data Hold Time | Standard Mode | 0 | 3.45 | μs |
| tHD; | | Fast Mode | 0 | 0.9 | μs |
| DAT | | High-Speed Mode, Cb = 100pF max | 0 | 70 | ns |
| | | High-Speed Mode, Cb = 400pF max | 0 | 150 | ns |
| | | ingir opeca meas, es reepi max | | | |
| | Rise Time of SCL Signal | Standard Mode | | 1000 | ns |
| | | Fast Mode | 20 + 0.1Cb | 300 | ns |
| trCL | | High-Speed Mode, Cb = 100pF max | 10 | 40 | ns |
| | | High-Speed Mode, Cb = 400pF max | 20 | 80 | ns |
| | Rise Time of SCL Signal After a | Standard Mode | - | 1000 | ns |
| | | Fast Mode | 20 + 0.1Cb | 300 | ns |
| trCL1 | Repeated START Condition and | High-Speed Mode, Cb = 100pF max | 10 | 80 | ns |
| | After an Acknowledge Bit | High-Speed Mode, Cb = 400pF max | 20 | 160 | ns |
| | | Standard Mode | | 300 | ns |
| 1501 | Fall Time of SCL Signal | Fast Mode | 20 + 0.1Cb | 300 | ns |
| tfCL | | High-Speed Mode, Cb = 100pF max | 10 | 40 | ns |
| | | High-Speed Mode, Cb = 400pF max | 20 | 80 | ns |
| trDA | Rise Time of SDA Signal | Standard Mode | | 1000 | ns |
| | | Fast Mode | 20 + 0.1Cb | 300 | ns |
| | | High-Speed Mode, Cb = 100pF max | 10 | 80 | ns |
| | | High-Speed Mode, Cb = 400pF max | 20 | 160 | ns |
| | Fall Time of SDA Signal | Standard Mode | | 300 | ns |
| tfDA | | Fast Mode | 20 + 0.1Cb | 300 | ns |
| | | High-Speed Mode, Cb = 100pF max | 10 | 80 | ns |
| | | High-Speed Mode, Cb = 400pF max | 20 | 160 | ns |
| tSU; STO | Setup Time for STOP Condition | Standard Mode | 4.0 | | μs |
| | | Fast Mode | 600 | | ns |
| | | High-Speed Mode | 160 | | ns |
| Cb | | Standard Mode | | 400 | pF |
| | Capacitive Load for SDA or SCL | Fast Mode | | 400 | pF |
| | Line | High-Speed Mode, SCL = 1.7MHz | | 400 | pF |
| | 20 | High-Speed Mode, SCL = 3.4MHz | | 100 | pF |
| | | Fast Mode | 0 | 50 | ns |
| tSP | Pulse Width of Spike Suppressed | High-Speed Mode | 0 | 10 | ns |
| | | i ligit opoda Modo | <u> </u> | | .10 |



| VnH | Noise Margin at the HIGH Level for Each Connected Device (Including Hysteresis) | Standard Mode Fast Mode High-Speed Mode | 0.2VDD | V |
|-----|---|---|--------|---|
| VnL | Noise Margin at LOW Level for Each Connected Device (Including Hysteresis) | Standard Mode Fast Mode High-Speed Mode | 0.1VDD | V |

Data Format

NS2009 output data format is a standard binary format. The following figure gives a differentoutput voltage corresponding to the ideal encoding.




Figure 10.Ideal Input Voltages and Output Codes

PENIRQ Output

The PENIRQ can be set through PD0 (see table 6),pen interrupt output function shown in Figure 9.when PD0 = 0, YN-driven open, the Y-touch screen panel to be connected to GND. PENIRQoutput is connected to XP through two switches . In the standby mode, when there is a touch-screen action, XP input drop-down to ground through the touch-screen ,PENIRQ output low .when there is no movement touch screen disconnect to GND , PENIRQ high output. Through the disruption of the functional pen set PD0 (see Table 6), pen interrupt output functionshown in Figure 9.




Figure 11. PENIRQ Function Schematic





In the measurement process of X, Y and Z, PENIRQ output low; PD0 = 1, the pen interrupt function have beenbanned, can not monitor the touch movement on the touch screen. If you want to re-enable interrupt function pen, need to control PD0 = 0 to write to NS2009, if the last control word contains PD0 = 0, pen interrupt output will be enable after the completion of the command. In order to avoid false triggering, it is proposed, when the processor is sending command to NS2009, maskinterrupt PENIRQ.

Application Note

Follow the following rules then the NS2009 can be brought into full play the advantages. There are many contradictions about power, cost, size and weight in the most design of portable system. Generally, the vast majority of chips for portable systems need to have considerable clean power and ground, this is because most of its internal very low power consumption devices. This will mean that fewer and fewer total bypass and ground. Moreover, the circumstances vary, so should pay attention to the following recommendations and equirements.

To enable the chip to optimum performance, do take extra care to deal with the physical connection of NS 2009 circuit. SAR basic structure is very sensitive to the pulse interference, and the mutation of power supply voltage, reference voltage, ground connection, and the digital input which only occurred before the analog comparator output latch. Thus, in n-bit SAR converter conversion at any one time, there will have n "window" that external transient voltage formed affect the outcome of the conversion. Similar pulse interference may come from switching power supplies, digital logic circuits, and high-power devices. These disturbances on digital logic output error depends on the reference voltage, layout wiring and external timing. The changes of input clock timing affect the error of the digital logic output too.

For the interference effects of the above considerations, NS2009 power supply must be clean, and there is a good bypass. As far as possible close to the chip , plus a $0.1\mu F$ ceramic capacitor. If the impedance is highbetween VDD and power supply, it should also add a $1\mu F \sim 10\mu F$ capacitance. Leakage current of allcapacitors must be small enough to avoid consume additional power when the NS2009 down to the system. In general, VREF pin does not require additional bypass capacitor, because the internal reference voltage has been output through internal operational amplifier buffer. However, if you use an external reference voltagesource, need to add bypass capacitor, and to ensure that does not cause oscillation. NS2009 has no the repress ability for external reference voltage input, if the input reference voltage sourcedirectly connected with the power supply, power supply noise and ripple will directly affect the accuracy of the conversion. Despite the high-frequency noise can be filtered, but it is very difficult to filter interference ofpower frequency, which should be regarded in the design.

GND of NS2009 is simulate, the pin must be connected to a very clean GND, to avoid to near the ground of micro-controller or digital signal processor. If possible, it would be preferable to connect the converterground to the power supply internal ground (or batteries). The will be the best to place converter and other analog circuits in the same plane.


In particular, when using resistive touch screen, pay attention to the connection between touch screen and NS2009. Because the resistance of resistive touch screen is relatively small, so the connection betweenNS2009 the screen is as small as possible. Long connection will bring more of the error, which, as the switch on-resistance. In addition, the welding point relaxation, as well as a not solid point will bring the error to theapplication.

In addition to the above, the noise will cause error in other touch screen applications (for example, used theLCD panel backlight) too. EMI noise coupled the noised to touch screen through the LCD panel, causedinstability in output, there are "glitches", and so can not be calibrated. Minimize these errors, there are several possible ways: increasea metal shield at the bottom of the touch screen, shield to ground; respectively, place the filter capacitor between XP,YP,XN,YN and ground; but it must be noted These settings will impact the touch screen response time, especially in single-ended mode at the same time datat ransmission andrelatively high speed applications.



Physical Size of Chip Package

MSOP-10 Package




| SYMBOLS | DIMENSION (MM) | | | DIMENSION (MIL) | | |
|------------|----------------|------|------|-----------------|------|-----|
| STWIBULS | MIN | NOM | MAX | MIN | NOM | MAX |
| Α | 0.81 | 1.02 | 1.12 | 32 | 40 | 44 |
| A 1 | 0.05 | - | 0.15 | 2 | - | 6 |
| A2 | 0.76 | 0.86 | 0.97 | 30 | 34 | 38 |
| b | 0.15 | 0.20 | 0.30 | 6 | 8 | 12 |
| С | 0.13 | 0.15 | 0.23 | 5 | 6 | 9 |
| D | 2.90 | 3.00 | 3.10 | 114 | 118 | 122 |
| E | 2.90 | 3.00 | 3.10 | 114 | 118 | 122 |
| н | 4.70 | 4.90 | 5.10 | 185 | 193 | 201 |
| е | - | 0.50 | - | - | 19.7 | - |
| L | 0.40 | 0.53 | 0.66 | 16 | 21 | 26 |
| L1 | 0.85 | 0.95 | 1.05 | 33 | 37 | 41 |
| θ | 0° | - | 6° | 0° | - | 6° |

图1

Figure 12. MSOP-10 Package Size



QFN(3×3)-16L Package



| QFN-16L | | | | | | |
|---------|--------------|-------|-------|------|--|--|
| Symbol | Min | Тур | Max | Unit | | |
| A | 0.800 | 0.850 | 0.900 | | | |
| A1 | 0.000 | | 0.050 | | | |
| A2 | | | | | | |
| b | 0.200 | 0.250 | 0.300 | | | |
| С | 0.300 | 0.350 | 0.450 | | | |
| D | 2.950 | 3.000 | 3.050 | mm | | |
| D2 | 1.600 | 1.650 | 1.700 | | | |
| e | e 0.500(BSC) | | | | | |
| Е | 2.950 | 3.000 | 3.050 | | | |
| E2 | 1.600 | 1.650 | 1.700 | | | |

Figure 13.QFN(3×3)-16L Package Size

Notice: Shenzhen Nsiway Co. LTD. Reserve the right to modify the datasheet at anytime, and without notice, Only Shenzhen Nsiway Co. LTD. have the right to explain the content in this datasheet.