

# **MCP2515**


### **Stand-Alone CAN Controller with SPI Interface**

#### Features

- Implements CAN V2.0B at 1 Mb/s:
  - 0 to 8-byte length in the data field
  - Standard and extended data and remote frames
- Receive Buffers, Masks and Filters:
  - Two receive buffers with prioritized message storage
  - Six 29-bit filters
  - Two 29-bit masks
- Data Byte Filtering on the First Two Data Bytes (applies to standard data frames)
- Three Transmit Buffers with Prioritization and Abort Features
- High-Speed SPI Interface (10 MHz):
  - SPI modes 0,0 and 1,1
- One-Shot mode Ensures Message Transmission is Attempted Only One Time
- Clock Out Pin with Programmable Prescaler:
  - Can be used as a clock source for other device(s)
- Start-of-Frame (SOF) Signal is Available for Monitoring the SOF Signal:
  - Can be used for time slot-based protocols and/or bus diagnostics to detect early bus degradation
- Interrupt Output Pin with Selectable Enables
- Buffer Full Output Pins Configurable as:
  - Interrupt output for each receive buffer
  - General purpose output
- Request-to-Send (RTS) Input Pins Individually Configurable as:
  - Control pins to request transmission for each transmit buffer
  - General purpose inputs
- Low-Power CMOS Technology:
  - Operates from 2.7V-5.5V
  - 5 mA active current (typical)
  - 1 µA standby current (typical) (Sleep mode)
- Temperature Ranges Supported:
  - Industrial (I): -40°C to +85°C
  - Extended (E): -40°C to +125°C

#### Description

Microchip Technology's MCP2515 is a stand-alone Controller Area Network (CAN) controller that implements the CAN specification, Version 2.0B. It is capable of transmitting and receiving both standard and extended data and remote frames. The MCP2515 has two acceptance masks and six acceptance filters that are used to filter out unwanted messages, thereby reducing the host MCU's overhead. The MCP2515 interfaces with microcontrollers (MCUs) via an industry standard Serial Peripheral Interface (SPI).



## MCP2515

NOTES:

### 1.0 DEVICE OVERVIEW

The MCP2515 is a stand-alone CAN controller developed to simplify applications that require interfacing with a CAN bus. A simple block diagram of the MCP2515 is shown in Figure 1-1. The device consists of three main blocks:

- 1. The CAN module, which includes the CAN protocol engine, masks, filters, transmit and receive buffers.
- 2. The control logic and registers that are used to configure the device and its operation.
- 3. The SPI protocol block.

An example system implementation using the device is shown in Figure 1-2.

#### 1.1 CAN Module

The CAN module handles all functions for receiving and transmitting messages on the CAN bus. Messages are transmitted by first loading the appropriate message buffer and control registers. Transmission is initiated by using control register bits via the SPI interface or by using the transmit enable pins. Status and errors can be checked by reading the appropriate registers. Any message detected on the CAN bus is checked for errors and then matched against the user-defined filters to see if it should be moved into one of the two receive buffers.

#### 1.2 Control Logic


The control logic block controls the setup and operation of the MCP2515 by interfacing to the other blocks in order to pass information and control.

Interrupt pins are provided to allow greater system flexibility. There is one multipurpose interrupt pin (as well as specific interrupt pins) for each of the receive registers that can be used to indicate a valid message has been received and loaded into one of the receive buffers. Use of the specific interrupt pins is optional. The general purpose interrupt pin, as well as status registers (accessed via the SPI interface), can also be used to determine when a valid message has been received.

Additionally, there are three pins available to initiate immediate transmission of a message that has been loaded into one of the three transmit registers. Use of these pins is optional, as initiating message transmissions can also be accomplished by utilizing control registers accessed via the SPI interface.


#### 1.3 SPI Protocol Block

The MCU interfaces to the device via the SPI interface. Writing to, and reading from, all registers is accomplished using standard SPI read and write commands, in addition to specialized SPI commands.



#### FIGURE 1-1: BLOCK DIAGRAM






Name	PDIP/ SOIC Pin #	TSSOP Pin #	QFN Pin #	l/O/P Type	Description	Alternate Pin Function
TXCAN	1	1	19	0	Transmit output pin to CAN bus	_
RXCAN	2	2	20	I	Receive input pin from CAN bus	—
CLKOUT	3	3	1	0	Clock output pin with programmable prescaler	Start-of-Frame signal
TXORTS	4	4	2	I	Transmit buffer TXB0 Request-to-Send; 100 k $\Omega$ internal pull-up to V <sub>DD</sub>	General purpose digital input, 100 k $\Omega$ internal pull-up to V <sub>DD</sub>
TX1RTS	5	5	3	I	Transmit buffer TXB1 Request-to-Send; 100 k $\Omega$ internal pull-up to V <sub>DD</sub>	General purpose digital input, 100 k $\Omega$ internal pull-up to V <sub>DD</sub>
TX2RTS	6	7	5	I	Transmit buffer TXB2 Request-to-Send; 100 k $\Omega$ internal pull-up to V <sub>DD</sub>	General purpose digital input, 100 k $\Omega$ internal pull-up to V <sub>DD</sub>
OSC2	7	8	6	0	Oscillator output	_
OSC1	8	9	7	I	Oscillator input	External clock input
V <sub>SS</sub>	9	10	8	Р	Ground reference for logic and I/O pins	_
RX1BF	10	11	9	0	Receive buffer RXB1 interrupt pin or general purpose digital output	General purpose digital output
RX0BF	11	12	10	0	Receive buffer RXB0 interrupt pin or general purpose digital output	General purpose digital output
ĪNT	12	13	11	0	Interrupt output pin	_
SCK	13	14	12	I	Clock input pin for SPI interface	_
SI	14	16	14	I	Data input pin for SPI interface	—
SO	15	17	15	0	Data output pin for SPI interface	_
CS	16	18	16	I	Chip select input pin for SPI interface	_
RESET	17	19	17	I	Active-low device Reset input	_
V <sub>DD</sub>	18	20	18	Р	Positive supply for logic and I/O pins	—
NC	—	6,15	4,13	—	No internal connection	—
EP	—	-	21		Exposed Thermal Pad, connect to $V_{SS}$ .	_

#### TABLE 1-1: PINOUT DESCRIPTION

**Legend:** I = Input; O = Output; P = Power

#### 1.4 Transmit/Receive Buffers/Masks/ Filters

The MCP2515 has three transmit and two receive buffers, two acceptance masks (one for each receive buffer) and a total of six acceptance filters. Figure 1-3 shows a block diagram of these buffers and their connection to the protocol engine.





#### 1.5 CAN Protocol Engine

The CAN protocol engine combines several functional blocks, shown in Figure 1-4 and described below.

#### 1.5.1 PROTOCOL FINITE STATE MACHINE

The heart of the engine is the Finite State Machine (FSM). The FSM is a sequencer that controls the sequential data stream between the TX/RX Shift register, the CRC register and the bus line. The FSM also controls the Error Management Logic (EML) and the parallel data stream between the TX/RX Shift registers and the buffers. The FSM ensures that the processes of reception, arbitration, transmission and error signaling are performed according to the CAN protocol. The automatic retransmission of messages on the bus line is also handled by the FSM.

#### 1.5.2 CYCLIC REDUNDANCY CHECK


The Cyclic Redundancy Check register generates the Cyclic Redundancy Check (CRC) code, which is transmitted after either the Control Field (for messages with 0 data bytes) or the Data Field and is used to check the CRC field of incoming messages.

#### 1.5.3 ERROR MANAGEMENT LOGIC

The Error Management Logic (EML) is responsible for the Fault confinement of the CAN device. Its two counters, the Receive Error Counter (REC) and the Transmit Error Counter (TEC), are incremented and decremented by commands from the bit stream processor. Based on the values of the error counters, the CAN controller is set into the states: error-active, error-passive or bus-off.

#### 1.5.4 BIT TIMING LOGIC

The Bit Timing Logic (BTL) monitors the bus line input and handles the bus related bit timing according to the CAN protocol. The BTL synchronizes on a recessiveto-dominant bus transition at the Start-of-Frame (hard synchronization) and on any further recessive-todominant bus line transition if the CAN controller itself does not transmit a dominant bit (resynchronization). The BTL also provides programmable Time Segments to compensate for the propagation delay time, phase shifts and to define the position of the sample point within the bit time. The programming of the BTL depends on the baud rate and external physical delay times.



#### FIGURE 1-4: CAN PROTOCOL ENGINE BLOCK DIAGRAM

### 2.0 CAN MESSAGE FRAMES

The MCP2515 supports standard data frames, extended data frames and remote frames (standard and extended), as defined in the CAN 2.0B specification.

#### 2.1 Standard Data Frame

The CAN standard data frame is shown in Figure 2-1. As with all other frames, the frame begins with a Startof-Frame (SOF) bit, which is of the dominant state and allows hard synchronization of all nodes.

The SOF is followed by the arbitration field, consisting of 12 bits: the 11-bit identifier and the Remote Transmission Request (RTR) bit. The RTR bit is used to distinguish a data frame (RTR bit dominant) from a remote frame (RTR bit recessive).

Following the arbitration field is the control field, consisting of six bits. The first bit of this field is the Identifier Extension (IDE) bit, which must be dominant to specify a standard frame. The following bit, Reserved Bit Zero (RB0), is reserved and is defined as a dominant bit by the CAN protocol. The remaining four bits of the control field are the Data Length Code (DLC), which specifies the number of bytes of data (0-8 bytes) contained in the message.

After the control field, is the data field, which contains any data bytes that are being sent, and is of the length defined by the DLC (0-8 bytes).

The Cyclic Redundancy Check (CRC) field follows the data field and is used to detect transmission errors. The CRC field consists of a 15-bit CRC sequence, followed by the recessive CRC Delimiter bit.

The final field is the two-bit Acknowledge (ACK) field. During the ACK Slot bit, the transmitting node sends out a recessive bit. Any node that has received an error-free frame Acknowledges the correct reception of the frame by sending back a dominant bit (regardless of whether the node is configured to accept that specific message or not). The recessive Acknowledge delimiter completes the Acknowledge field and may not be overwritten by a dominant bit.

#### 2.2 Extended Data Frame

In the extended CAN data frame, shown in Figure 2-2, the SOF bit is followed by the arbitration field, which consists of 32 bits. The first 11 bits are the Most Significant bits (MSb) (Base-ID) of the 29-bit identifier. These 11 bits are followed by the Substitute Remote Request (SRR) bit, which is defined to be recessive. The SRR bit is followed by the IDE bit, which is recessive to denote an extended CAN frame.

It should be noted that if arbitration remains unresolved after transmission of the first 11 bits of the identifier, and one of the nodes involved in the arbitration is sending a standard CAN frame (11-bit identifier), the standard CAN frame will win arbitration due to the assertion of a dominant IDE bit. Also, the SRR bit in an extended CAN frame must be recessive to allow the assertion of a dominant RTR bit by a node that is sending a standard CAN remote frame.

The SRR and IDE bits are followed by the remaining 18 bits of the identifier (Extended ID) and the Remote Transmission Request bit.

To enable standard and extended frames to be sent across a shared network, the 29-bit extended message identifier is split into 11-bit (Most Significant) and 18-bit (Least Significant) sections. This split ensures that the IDE bit can remain at the same bit position in both the standard and extended frames.

Following the arbitration field is the six-bit control field. The first two bits of this field are reserved and must be dominant. The remaining four bits of the control field are the DLC, which specifies the number of data bytes contained in the message.

The remaining portion of the frame (data field, CRC field, Acknowledge field, End-of-Frame and intermission) is constructed in the same way as a standard data frame (see Section 2.1 "Standard Data Frame").

#### 2.3 Remote Frame

Normally, data transmission is performed on an autonomous basis by the data source node (e.g., a sensor sending out a data frame). It is possible, however, for a destination node to request data from the source. To accomplish this, the destination node sends a remote frame with an identifier that matches the identifier of the required data frame. The appropriate data source node will then send a data frame in response to the remote frame request.

There are two differences between a remote frame (shown in Figure 2-3) and a data frame. First, the RTR bit is at the recessive state, and second, there is no data field. In the event of a data frame and a remote frame with the same identifier being transmitted at the same time, the data frame wins arbitration due to the dominant RTR bit following the identifier. In this way, the node that transmitted the remote frame receives the desired data immediately.

#### 2.4 Error Frame

An error frame is generated by any node that detects a bus error. An error frame, shown in Figure 2-4, consists of two fields: an error flag field followed by an error delimiter field. There are two types of error flag fields. The type of error flag field sent depends upon the error status of the node that detects and generates the error flag field.

#### 2.4.1 ACTIVE ERRORS

If an error-active node detects a bus error, the node interrupts transmission of the current message by generating an active error flag. The active error flag is composed of six consecutive dominant bits. This bit sequence actively violates the bit-stuffing rule. All other stations recognize the resulting bit-stuffing error, and in turn, generate error frames themselves, called error echo flags.

The error flag field, therefore, consists of between six and twelve consecutive dominant bits (generated by one or more nodes). The error delimiter field (eight recessive bits) completes the error frame. Upon completion of the error frame, bus activity returns to normal and the interrupted node attempts to resend the aborted message.

Note:	Error echo flags typically occur when a					
	localized disturbance causes one or more					
	(but not all) nodes to send an error flag.					
	The remaining nodes generate error flags					
	in response (echo) to the original error flag.					

#### 2.4.2 PASSIVE ERRORS

If an error-passive node detects a bus error, the node transmits an error-passive flag followed by the error delimiter field. The error-passive flag consists of six consecutive recessive bits. The error frame for an errorpassive node consists of 14 recessive bits. From this, it follows that unless the bus error is detected by an erroractive node or the transmitting node, the message will continue transmission because the error-passive flag does not interfere with the bus.

If the transmitting node generates an error-passive flag, it will cause other nodes to generate error frames due to the resulting bit-stuffing violation. After transmission of an error frame, an error-passive node must wait for six consecutive recessive bits on the bus before attempting to rejoin bus communications.

The error delimiter consists of eight recessive bits, and allows the bus nodes to restart bus communications cleanly after an error has occurred.

#### 2.5 Overload Frame

An overload frame, shown in Figure 2-5, has the same format as an active-error frame. An overload frame, however, can only be generated during an interframe space. In this way, an overload frame can be differentiated from an error frame (an error frame is sent during the transmission of a message). The overload frame consists of two fields: an overload flag followed by an overload delimiter. The overload flag consists of six dominant bits followed by overload flags generated by other nodes (and, as for an active error flag, giving a maximum of twelve dominant bits). The overload delimiter consists of eight recessive bits. An overload frame can be generated by a node as a result of two conditions:

- 1. The node detects a dominant bit during the interframe space, an illegal condition. **Exception:** The dominant bit is detected during the third bit of IFS. In this case, the receivers will interpret this as a SOF.
- 2. Due to internal conditions, the node is not yet able to begin reception of the next message. A node may generate a maximum of two sequential overload frames to delay the start of the next message.


Note: Case 2 should never occur with the MCP2515 due to very short internal delays.

#### 2.6 Interframe Space


The interframe space separates a preceding frame (of any type) from a subsequent data or remote frame. The interframe space is composed of at least three recessive bits, called the 'Intermission'. This allows nodes time for internal processing before the start of the next message frame. After the intermission, the bus line remains in the recessive state (Bus Idle) until the next transmission starts.

FIGURE 2-1: STANDAR












### **MCP2515**



### **MCP2515**





NOTES:

### 3.0 MESSAGE TRANSMISSION

#### 3.1 Transmit Buffers

The MCP2515 implements three transmit buffers. Each of these buffers occupies 14 bytes of SRAM and are mapped into the device memory map.

The first byte, TXBnCTRL, is a control register associated with the message buffer. The information in this register determines the conditions under which the message will be transmitted and indicates the status of the message transmission (see Register 3-1).

Five bytes are used to hold the Standard and Extended Identifiers, as well as other message arbitration information (see Register 3-3 through Register 3-6). The last eight bytes are for the eight possible data bytes of the message to be transmitted (see Register 3-8).

At a minimum, the TXBnSIDH, TXBnSIDL and TXBnDLC registers must be loaded. If data bytes are present in the message, the TXBnDm registers must also be loaded. If the message is to use Extended Identifiers, the TXBnEIDm registers must also be loaded and the EXIDE (TXBnSIDL[3]) bit set.

Prior to sending the message, the MCU must initialize the TXnIE bit in the CANINTE register to enable or disable the generation of an interrupt when the message is sent.

Note: The TXREQ bit (TXBnCTRL[3]) must be clear (indicating the transmit buffer is not pending transmission) before writing to the transmit buffer.

#### 3.2 Transmit Priority

Transmit priority is a prioritization within the MCP2515 of the pending transmittable messages. This is independent from, and not necessarily related to, any prioritization implicit in the message arbitration scheme built into the CAN protocol.

Prior to sending the SOF, the priority of all buffers that are queued for transmission is compared. The transmit buffer with the highest priority will be sent first. For example, if Transmit Buffer 0 has a higher priority setting than Transmit Buffer 1, Transmit Buffer 0 will be sent first.

If two buffers have the same priority setting, the buffer with the highest buffer number will be sent first. For example, if Transmit Buffer 1 has the same priority setting as Transmit Buffer 0, Transmit Buffer 1 will be sent first.

There are four levels of transmit priority. If the TXP[1:0] bits (TXBnCTRL[1:0]) for a particular message buffer are set to '11', that buffer has the highest possible priority. If the TXP[1:0] bits for a particular message buffer are '00', that buffer has the lowest possible priority.


#### 3.3 Initiating Transmission

In order to initiate message transmission, the TXREQ bit (TXBnCTRL[3]) must be set for each buffer to be transmitted. This can be accomplished by:

- · Writing to the register via the SPI write command
- · Sending the SPI RTS command
- Setting the TXnRTS pin low for the particular transmit buffer(s) that are to be transmitted

If transmission is initiated via the SPI interface, the TXREQ bit can be set at the same time as the TXPx priority bits.

When TXREQ is set, the ABTF, MLOA and TXERR bits (TXBnCTRL[5:4]) will be cleared automatically.



Once the transmission has completed successfully, the TXREQ bit will be cleared, the TXNIF bit (CANINTF) will be set and an interrupt will be generated if the TXNIE bit (CANINTE) is set.

If the message transmission fails, the TXREQ bit will remain set. This indicates that the message is still pending for transmission and one of the following condition flags will be set:

- If the message started to transmit but encountered an error condition, the TXERR (TXBnCTRL[4]) and MERRF bits (CANINTF[7]) will be set, and an interrupt will be generated on the INT pin if the MERRE bit (CANINTE[7]) is set
- If the message is lost, arbitration at the MLOA bit (TXBnCTRL[5]) will be set

Note: If One-Shot mode is enabled (OSM bit (CANCTRL[3])), the above conditions will still exist. However, the TXREQ bit will be cleared and the message will not attempt transmission a second time.

#### 3.4 One-Shot Mode

One-Shot mode ensures that a message will only attempt to transmit one time. Normally, if a CAN message loses arbitration, or is destroyed by an error frame, the message is retransmitted. With One-Shot mode enabled, a message will only attempt to transmit one time, regardless of arbitration loss or error frame.

One-Shot mode is required to maintain time slots in deterministic systems, such as TTCAN.

#### 3.5 TXnRTS Pins

The  $\overline{\text{TXnRTS}}$  pins are input pins that can be configured as:

- Request-to-Send inputs, which provide an alternative means of initiating the transmission of a message from any of the transmit buffers
- · Standard digital inputs

Configuration and control of these pins is accomplished using the TXRTSCTRL register (see Register 3-2). The TXRTSCTRL register can only be modified when the MCP2515 is in Configuration mode (see Section 10.0 "Modes of Operation"). If configured to operate as a Request-to-Send pin, the pin is mapped into the respective TXREQ bit (TXBnCTRL[3]) for the transmit buffer. The TXREQ bit is latched by the falling edge of the TXnRTS pin. The TXnRTS pins are designed to allow them to be tied directly to the RXnBF pins to automatically initiate a message transmission when the RXnBF pin goes low.

The TXnRTS pins have internal pull-up resistors of 100 k $\Omega$  (nominal).


#### 3.6 Aborting Transmission

The MCU can request to abort a message in a specific message buffer by clearing the associated TXREQ bit.

In addition, all pending messages can be requested to be aborted by setting the ABAT bit (CANCTRL[4]). This bit MUST be reset (typically after the TXREQ bits have been verified to be cleared) to continue transmitting messages. The ABTF flag (TXBnCTRL[6]) will only be set if the abort was requested via the ABAT bit. Aborting a message by resetting the TXREQ bit does NOT cause the ABTF bit to be set.

- Note 1: Messages that were transmitting when the abort was requested will continue to transmit. If the message does not successfully complete transmission (i.e., lost arbitration or was interrupted by an error frame), it will then be aborted.
  - 2: When One-Shot mode is enabled, if the message is interrupted due to an error frame or loss of arbitration, the ABTF bit will set.





## REGISTER 3-1: TXBnCTRL: TRANSMIT BUFFER n CONTROL REGISTER (ADDRESS: 30h, 40h, 50h)

	,	,	· / · · /				
U-0	R-0	R-0	R-0	R/W-0	U-0	R/W-0	R/W-0
	ABTF	MLOA	TXERR	TXREQ		TXP1	TXP0
bit 7							bit (
Legend:							
R = Readable		W = Writable		-	nented bit, read	d as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
			- 1				
bit 7	-	ted: Read as '					
bit 6		age Aborted Fla	ag dit				
		e was aborted e completed tra	nsmission suc	ccessfullv			
bit 5	Ū.	age Lost Arbitr		<b>,</b>			
	1 = Message	e lost arbitratior	while being s	sent			
	0 = Message	e did not lose a	rbitration while	e being sent			
bit 4	TXERR: Tran	nsmission Error	Detected bit				
		ror occurred wh		•			
		error occurred v		sage was being	transmitted		
bit 3		sage Transmit	-				
		currently pendi	•		ted – bit is au	tomatically clea	ared when the
		e is sent)		ge be tranomi		contactorally offer	
		not currently p					
		in clear this bit	•	nessage abort)			
bit 2	-	nted: Read as '					
bit 1-0		ansmit Buffer P					
	•	message prior ermediate mes	•				
	01 = Low inte						
		enneolate mes					

## REGISTER 3-2: TXRTSCTRL: TXnRTS PIN CONTROL AND STATUS REGISTER (ADDRESS: 0Dh)

U-0	U-0	R-x	R-x	R-x	R/W-0	R/W-0	R/W-0			
—	—	B2RTS	B1RTS	BORTS	B2RTSM	B1RTSM	B0RTSM			
bit 7							bit 0			
Legend:										
R = Readable	e bit	W = Writable	bit	U = Unimpler	nented bit, read	l as '0'				
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown			
bit 7-6	Unimplemen	ted: Read as '	0'							
bit 5	B2RTS: TX2F	RTS Pin State	bit							
				ital Input mode						
		' when pin is in	·	Send mode						
bit 4	-	RTS Pin State								
			0	ital Input mode						
		when pin is in	•	send mode						
bit 3		RTS Pin State								
		of TX0RTS pir when pin is in	0	ital Input mode						
bit 2		$\frac{1}{2RTS}$ Pin mod	•							
UIL Z			• • •	mission of TVE	32 buffer (on fal	ling odgo)				
	0 = Digital inp		lessage italis			ing eage)				
bit 1	•	1RTS Pin mod	e bit							
	1 = Pin is use	1 = Pin is used to request message transmission of TXB1 buffer (on falling edge)								
	0 = Digital inp		<b>J</b>			3 - 3 - 7				
bit 0	BORTSM: TX	ORTS Pin mod	e bit							
	1 = Pin is use	ed to request n	nessage trans	mission of TXE	30 buffer (on fal	ling edge)				
	0 = Digital inp		-		-					

#### REGISTER 3-3: TXBnSIDH: TRANSMIT BUFFER n STANDARD IDENTIFIER REGISTER HIGH (ADDRESS: 31h, 41h, 51h)

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3
bit 7							bit 0
Legend:							
R = Readable	R = Readable bit W = Writable bit		bit	U = Unimplemented bit, read as '0'			
-n = Value at P	-n = Value at POR '1' = Bit is set			'0' = Bit is cleared x = Bit is		x = Bit is unkr	nown

bit 7-0 SID[10:3]: Standard Identifier bits

### REGISTER 3-4: TXBnSIDL: TRANSMIT BUFFER n STANDARD IDENTIFIER REGISTER LOW (ADDRESS: 32h, 42h, 52h)

R/W-x	R/W-x	R/W-x	U-0	R/W-x	U-0	R/W-x	R/W-x
SID2	SID1	SID0	—	EXIDE	—	EID17	EID16
bit 7	•						bit 0

Legend:				
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 4 Unimplemented: Read as '0'

bit 3 **EXIDE:** Extended Identifier Enable bit

- 1 = Message will transmit Extended Identifier
  - 0 = Message will transmit Standard Identifier
- bit 2 Unimplemented: Read as '0'
- bit 1-0 EID[17:16]: Extended Identifier bits

#### **REGISTER 3-5:** TXBnEID8: TRANSMIT BUFFER n EXTENDED IDENTIFIER 8 REGISTER HIGH (ADDRESS: 33h, 43h, 53h)

Legend:							
bit 7							bit 0
EID15	EID14	EID13	EID12	EID11	EID10	EID9	EID8
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x

Legenar			
R = Readable b	R = Readable bit W = Writable bit		ted bit, read as '0'
-n = Value at Po	OR '1' = Bit is se	t '0' = Bit is cleare	d x = Bit is unknown

bit 7-0 EID[15:8]: Extended Identifier bits

#### **REGISTER 3-6:** TXBnEID0: TRANSMIT BUFFER n EXTENDED IDENTIFIER 0 REGISTER LOW (ADDRESS: 34h, 44h, 54h)

| R/W-x |
|-------|-------|-------|-------|-------|-------|-------|-------|
| EID7  | EID6  | EID5  | EID4  | EID3  | EID2  | EID1  | EID0  |
| bit 7 |       |       |       |       |       |       | bit 0 |

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	1 as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-0 EID[7:0]: Extended Identifier bits

### REGISTER 3-7: TXBnDLC: TRANSMIT BUFFER n DATA LENGTH CODE REGISTER (ADDRESS: 35h, 45h, 55h)

U-0	R/W-x	U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	
	RTR	—	_	DLC3 <sup>(1)</sup>	DLC2 <sup>(1)</sup>	DLC1 <sup>(1)</sup>	DLC0 <sup>(1)</sup>	
bit 7	·					·	bit 0	
Legend:								
R = Readable	e bit	W = Writable b	oit	U = Unimplemented bit, read as '0'				
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown		nown		
bit 7	Unimpleme	nted: Read as 'o	)'					
bit 6	t 6 <b>RTR:</b> Remote Transmission Reguest bit							

DIT 6	<b>RIR:</b> Remote Transmission Request bit
	1 = Transmitted message will be a remote transmit request
	0 = Transmitted message will be a data frame
bit 5-4	Unimplemented: Reads as '0'
bit 3-0	DLC[3:0]: Data Length Code bits <sup>(1)</sup>
	Sets the number of data bytes to be transmitted (0 to 8 bytes).

**Note 1:** It is possible to set the DLC[3:0] bits to a value greater than eight; however, only eight bytes are transmitted.

### REGISTER 3-8: TXBnDm: TRANSMIT BUFFER n DATA BYTE m REGISTER (ADDRESS: 36h-3Dh, 46h-4Dh, 56h-5Dh)

Lonondu							
bit 7							bit 0
TXBnDm7	TXBnDm6	TXBnDm5	TXBnDm4	TXBnDm3	TXBnDm2	TXBnDm1	TXBnDm0
R/W-x							

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-0 **TXBnDm[7:0]:** Transmit Buffer n Data Field Byte m bits

### 4.0 MESSAGE RECEPTION

#### 4.1 Receive Message Buffering

The MCP2515 includes two full receive buffers with multiple acceptance filters for each. There is also a separate Message Assembly Buffer (MAB) that acts as a third receive buffer (see Figure 4-2).

#### 4.1.1 MESSAGE ASSEMBLY BUFFER

Of the three receive buffers, the MAB is always committed to receiving the next message from the bus. The MAB assembles all messages received. These messages will be transferred to the RXBn buffers (see Register 4-4 to Register 4-9) only if the acceptance filter criteria is met.

#### 4.1.2 RXB0 AND RXB1

The remaining two receive buffers, called RXB0 and RXB1, can receive a complete message from the protocol engine via the MAB. The MCU can access one buffer, while the other buffer is available for message reception, or for holding a previously received message.

Note: The entire content of the MAB is moved into the receive buffer once a message is accepted. This means, that regardless of the type of identifier (Standard or Extended) and the number of data bytes received, the entire receive buffer is overwritten with the MAB contents. Therefore, the contents of all registers in the buffer must be assumed to have been modified when any message is received.

#### 4.1.3 RECEIVE FLAGS/INTERRUPTS

When a message is moved into either of the receive buffers, the appropriate RXnIF bit (CANINTF) is set. This bit must be cleared by the MCU in order to allow a new message to be received into the buffer. This bit provides a positive lockout to ensure that the MCU has finished with the message before the MCP2515 attempts to load a new message into the receive buffer.

If the RXnIE bit (CANINTE) is set, an interrupt will be generated on the INT pin to indicate that a valid message has been received. In addition, the associated RXnBF pin will drive low if configured as a receive buffer full pin. See Section 4.4 "RX0BF and RX1BF Pins" for details.

#### 4.2 Receive Priority

RXB0, the higher priority buffer, has one mask and two message acceptance filters associated with it. The received message is applied to the mask and filters for RXB0 first.

RXB1 is the lower priority buffer, with one mask and four acceptance filters associated with it.

In addition to the message being applied to the RXB0 mask and filters first, the lower number of acceptance filters makes the match on RXB0 more restrictive and implies a higher priority for that buffer.

When a message is received, the RXBnCTRL[3:0] register bits will indicate the acceptance filter number that enabled reception and whether the received message is a Remote Transfer Request.

#### 4.2.1 ROLLOVER

Additionally, the RXB0CTRL register can be configured such that, if RXB0 contains a valid message and another valid message is received, an overflow error will not occur and the new message will be moved into RXB1, regardless of the acceptance criteria of RXB1.

#### 4.2.2 RXM BITS

The RXM[1:0] bits (RXBnCTRL[6:5]) set special Receive modes. Normally, these bits are cleared to '00' to enable reception of all valid messages as determined by the appropriate acceptance filters. In this case, the determination of whether or not to receive standard or extended messages is determined by the EXIDE bit (RFXnSIDL[3]) in the Filter n Standard Identifier Low register.

If the RXM[1:0] bits are set to '11', the buffer will receive all messages, regardless of the values of the acceptance filters. Also, if a message has an error before the EOF, that portion of the message assembled in the MAB, before the error frame, will be loaded into the buffer. This mode has some value in debugging a CAN system and would not be used in an actual system environment.

Setting the RXM[1:0] bits to '01' or '10' is not recommended.

#### 4.3 Start-of-Frame Signal

If enabled, the Start-of-Frame signal is generated on the SOF pin at the beginning of each CAN message detected on the RXCAN pin.

The RXCAN pin monitors an Idle bus for a recessiveto-dominant edge. If the dominant condition remains until the sample point, the MCP2515 interprets this as a SOF and a SOF pulse is generated. If the dominant condition does not remain until the sample point, the MCP2515 interprets this as a glitch on the bus and no SOF signal is generated. Figure 4-1 illustrates SOF signaling and glitch filtering.

As with One-Shot mode, one use for SOF signaling is for TTCAN-type systems. In addition, by monitoring both the RXCAN pin and the SOF pin, an MCU can detect early physical bus problems by detecting small glitches before they affect the CAN communications.

#### 4.4 RX0BF and RX1BF Pins

In addition to the INT pin, which provides an interrupt signal to the MCU for many different conditions, the Receive Buffer Full pins (RX0BF and RX1BF) can be used to indicate that a valid message has been loaded into RXB0 or RXB1, respectively. The pins have three different configurations (Table 4-1):

- 1. Disabled
- 2. Buffer Full Interrupt
- 3. Digital Output


#### FIGURE 4-1: START-OF-FRAME SIGNALING



The  $\overline{\text{RXnBF}}$  pins can be disabled to the high-impedance state by clearing the BnBFE bits (BFPCTRL[3:2]).

#### 4.4.2 CONFIGURED AS BUFFER FULL

The RXnBF pins can be configured to act as either buffer full interrupt pins or as standard digital outputs. Configuration and status of these pins are available via the BFPCTRL register (Register 4-3). When set to operate in Interrupt mode, by setting the BnBFE and BnBFM bits (BFPCTRL[3:0]), these pins are active-low and are mapped to the RXnIF bit (CANINTF) for each receive buffer. When this bit goes high for one of the receive buffers (indicating that a valid message has been loaded into the buffer), the corresponding RXnBF pin will go low. When the RXnIF bit is cleared by the MCU, the corresponding interrupt pin will go to the logic high state until the next message is loaded into the receive buffer.



#### 4.4.3 CONFIGURED AS DIGITAL OUTPUT

When used as digital outputs, the BnBFM bits (BFPCTRL[1:0]) must be cleared and the BnBFE bits (BFPCTRL[3:2]) must be set for the associated buffer. In this mode, the state of the pin is controlled by the BnBFS bits (BFPCTRL[5:4]). Writing a '1' to a BnBFS bit will cause a high level to be driven on the associated buffer full pin, while a '0' will cause the pin to drive low. When using the pins in this mode, the state of the pin should be modified only by using the SPI BIT MODIFY command to prevent glitches from occurring on either of the buffer full pins.

#### TABLE 4-1: CONFIGURING RXnBF PINS


BnBFE	BnBFM	BnBFS Pin Status	
0	Х	Х	Disabled, high-impedance
1	1	X Receive buffer interru	
1	0	0	Digital output = 0
1	0	1	Digital output = 1

#### Note: Messages received in the MAB are initially applied to the mask and filters of RXB0. In addition, only one filter match occurs (e.g., Acceptance Mask if the message matches both RXF0 and RXM1 RXF2, the match will be for RXF0 and the message will be moved into RXB0). Acceptance Filter RXF2 ĮĻ Acceptance Filter Acceptance Mask RXM0 RXF3 ٦Ļ ſÌ А ĮĹ С Acceptance Filter Acceptance Filter С RXF0 RXF4 е р А 17 ĮĹ ٦ì С t Acceptance Filter Acceptance Filter С RXF1 RXF5 е р R R Μ Identifier Identifier Х Х А В В В 0 1 Data Field Data Field

#### FIGURE 4-2: RECEIVE BUFFER BLOCK DIAGRAM

## MCP2515





U-0	R/W-0	R/W-0	U-0	R-0	R/W-0	R-0	R-0
_	RXM1	RXM0	_	RXRTR	BUKT	BUKT1	FILHITO <sup>(1)</sup>
bit 7							bit 0
Legend:							
R = Readal	ole bit	W = Writable b	it	U = Unimplen	nented bit, rea	d as '0'	
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unk	nown
bit 7	Unimpleme	ented: Read as '0	,				
bit 6-5	RXM[1:0]:	Receive Buffer Op	erating mod	le bits			
	11 = Turns	mask/filters off; re	ceives any i	message			
	10 = Reser						
	01 = Reser	ved ves all valid messa		ithar Standard a	r Evtended Ide	atifiara that ma	ot filtor oritoria
	Exten	ded ID Filter regis	ters, RXFnE				
bit 4	Unimpleme	ented: Read as '0	,				
bit 3	RXRTR: Re	eceived Remote T	ransfer Req	uest bit			
		e Transfer Reques					
		note Transfer Rec	luest receive	ed			
bit 2		over Enable bit					
		message will roll o er is disabled	over and be	written to RXB1	if RXB0 is full		
bit 1	BUKT1: Re	ad-Only Copy of I	BUKT bit (us	ed internally by	the MCP2515	5)	
bit 0	FILHITO: Fi	Iter Hit bit (indicat	es which ac	ceptance filter e	nabled recepti	on of message	e) <sup>(1)</sup>
		ance Filter 1 (RXF ance Filter 0 (RXF	,				
	f a rollover from that rolled over.	RXB0 to RXB1 o	ccurs, the FI	LHIT0 bit will re	flect the filter t	hat accepted th	ne message

REGISTER 4-1:	RXB0CTRL: RECEIVE BUFFER 0 CONTROL REGISTER (ADDRESS: 60h)
---------------	--

U-0	R/W-0	R/W-0	U-0	R-0	R-0	R-0	R-0
_	RXM1	RXM0	_	RXRTR	FILHIT2	FILHIT1	FILHIT0
bit 7							bit (
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, read	l as '0'	
-n = Value at I	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	Iown
bit 7	Unimplemen	ted: Read as '	)'				
bit 6-5	<b>RXM[1:0]:</b> Re	eceive Buffer O	perating mod	e bits			
	11 = Turns m	nask/filters off; r	eceives any n	nessage			
	10 = Reserve						
	01 = Reserve						
			• •	ther Standard	or Extended Ide	ntillers that me	et filter criteria
bit 4	•	ited: Read as '					
bit 3		eived Remote	1	iest bit			
		Transfer Reque					
		ote Transfer Re	'				
bit 2-0				n acceptance f	ilter enabled rec	ception of mess	age)
		tance Filter 5 (F	/				
		tance Filter 4 (F tance Filter 3 (F					
		tance Filter 2 (F	,				
		`	,	the BUKT bit is	s set in RXB0C1	(RL)	
					s set in RXB0C1		
	•						

### REGISTER 4-2: RXB1CTRL: RECEIVE BUFFER 1 CONTROL REGISTER (ADDRESS: 70h)

						•			
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
_	_	B1BFS	B0BFS	B1BFE	B0BFE	B1BFM	B0BFM		
bit 7		•	•		•		bit 0		
Legend:									
R = Readat	ble bit	W = Writable	bit	U = Unimplei	mented bit, read	d as '0'			
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkr	nown		
			_						
bit 7-6	=	ted: Read as '							
bit 5	<b>B1BFS:</b> RX1	BF Pin State b	it (Digital Outp	out mode only)					
		' when RX1BF	0	•					
bit 4	BOBFS: RX0	BF Pin State b	it (Digital Outp	out mode only)					
	- Reads as '0	' when RX0BF	is configured	as an interrup	t pin				
bit 3	B1BFE: RX1	BF Pin Functio	n Enable bit						
		ion is enabled, ion is disabled			ed by the B1BF	M bit			
bit 2	BOBFE: RX0	BF Pin Functio	n Enable bit						
		<ul> <li>1 = Pin function is enabled, operation mode is determined by the B0BFM bit</li> <li>0 = Pin function is disabled, pin goes to a high-impedance state</li> </ul>							
bit 1	B1BFM: RX1	B1BFM: RX1BF Pin Operation mode bit							
		<ul> <li>1 = Pin is used as an interrupt when a valid message is loaded into RXB1</li> <li>0 = Digital Output mode</li> </ul>							
bit 0	BOBFM: RX0	BF Pin Operat	ion mode bit						
		ed as an interru		lid message is	loaded into RX	B0			

### REGISTER 4-3: BFPCTRL: RXnBF PIN CONTROL AND STATUS REGISTER (ADDRESS: 0Ch)

### REGISTER 4-4: RXBnSIDH: RECEIVE BUFFER n STANDARD IDENTIFIER REGISTER HIGH (ADDRESS: 61h, 71h)

R-x	R-x	R-x	R-x	R-x	R-x	R-x	R-x
SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3
bit 7					·		bit 0
Legend:							
R = Readable bit W = Writable bit		bit	U = Unimplemented bit, read as '0'				
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown			nown

bit 7-0 SID[10:3]: Standard Identifier bits

These bits contain the eight Most Significant bits of the Standard Identifier for the received message.

### REGISTER 4-5: RXBnSIDL: RECEIVE BUFFER n STANDARD IDENTIFIER REGISTER LOW (ADDRESS: 62h, 72h)

R-x	R-x	R-x	R-x	R-x	U-0	R-x	R-x
SID2	SID1	SID0	SRR	IDE	—	EID17	EID16
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, rea	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-5	SID[2:0]: Standard Identifier bits
	These bits contain the three Least Significant bits of the Standard Identifier for the received message.
bit 4	SRR: Standard Frame Remote Transmit Request bit (valid only if IDE bit = 0)
	<ul> <li>1 = Standard frame Remote Transmit Request received</li> <li>0 = Standard data frame received</li> </ul>
bit 3	IDE: Extended Identifier Flag bit
	This bit indicates whether the received message was a standard or an extended frame. 1 = Received message was an extended frame 0 = Received message was a standard frame
bit 2	Unimplemented: Read as '0'
bit 1-0	EID[17:16]: Extended Identifier bits
	These bits contain the two Most Significant bits of the Extended Identifier for the received message.

x = Bit is unknown

### REGISTER 4-6: RXBnEID8: RECEIVE BUFFER n EXTENDED IDENTIFIER REGISTER HIGH (ADDRESS: 63h, 73h)

R-x	R-x	R-x	R-x	R-x	R-x	R-x	R-x
EID15	EID14	EID13	EID12	EID11	EID10	EID9	EID8
bit 7							bit 0
Legend:							
R = Readable bit W = Writ		W = Writable	bit	U = Unimpler	nented bit, read	as '0'	

bit 7-0 EID[15:8]: Extended Identifier bits

'1' = Bit is set

-n = Value at POR

These bits hold bits 15 through 8 of the Extended Identifier for the received message

'0' = Bit is cleared

### REGISTER 4-7: RXBnEID0: RECEIVE BUFFER n EXTENDED IDENTIFIER REGISTER LOW (ADDRESS: 64h, 74h)

R-x	R-x	R-x	R-x	R-x	R-x	R-x	R-x
EID7	EID6	EID5	EID4	EID3	EID2	EID1	EID0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-0 **EID[7:0]:** Extended Identifier bits

These bits hold the Least Significant eight bits of the Extended Identifier for the received message.

-n = Value at POR

### REGISTER 4-8: RXBnDLC: RECEIVE BUFFER n DATA LENGTH CODE REGISTER (ADDRESS: 65h, 75h)

U-0	R-x	R-x	R-x	R-x	R-x	R-x	R-x
—	RTR	RB1	RB0	DLC3	DLC2	DLC1	DLC0
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit		bit	U = Unimplemented bit, read as '0'				

'0' = Bit is cleared

bit 7	Unimplemented: Read as '0'
bit 6	RTR: Extended Frame Remote Transmission Request bit (valid only when IDE (RXBnSIDL[3]) = 1)
	<ul><li>1 = Extended frame Remote Transmit Request received</li><li>0 = Extended data frame received</li></ul>
bit 5	RB1: Reserved Bit 1
bit 4	RB0: Reserved Bit 0
bit 3-0	DLC[3:0]: Data Length Code bits
	Indicates the number of data bytes that were received.

### REGISTER 4-9: RXBnDm: RECEIVE BUFFER n DATA BYTE m REGISTER (ADDRESS: 66h-6Dh, 76h-7Dh)

'1' = Bit is set

R-x	R-x	R-x	R-x	R-x	R-x	R-x	R-x
RBnD7	RBnD6	RBnD5	RBnD4	RBnD3	RBnD2	RBnD1	RBnD0
bit 7	•	•		• • •			bit 0
Legend:							
Legend: R = Readable	bit	W = Writable	bit	U = Unimplen	nented bit, read	as '0'	

bit 7-0 **RBnD[7:0]:** Receive Buffer n Data Field Bytes m bits Eight bytes containing the data bytes for the received message. x = Bit is unknown

#### 4.5 Message Acceptance Filters and Masks

The message acceptance filters and masks are used to determine if a message in the Message Assembly Buffer should be loaded into either of the receive buffers (see Figure 4-5). Once a valid message has been received into the MAB, the identifier fields of the message are compared to the filter values. If there is a match, that message will be loaded into the appropriate receive buffer.

#### 4.5.1 DATA BYTE FILTERING

When receiving standard data frames (11-bit identifier), the MCP2515 automatically applies 16 bits of masks and filters, normally associated with Extended Identifiers, to the first 16 bits of the data field (Data Bytes 0 and 1). Figure 4-4 illustrates how masks and filters apply to extended and standard data frames.

Data byte filtering reduces the load on the MCU when implementing Higher Layer Protocols (HLPs) that filter on the first data byte (e.g., DeviceNet<sup>™</sup>).

#### 4.5.2 FILTER MATCHING

The filter masks (see Register 4-14 through Register 4-17) are used to determine which bits in the identifier are examined with the filters. A truth table is shown in Table 4-2 that indicates how each bit in the

identifier is compared to the masks and filters to determine if the message should be loaded into a receive buffer. The mask essentially determines which bits to apply the acceptance filters to. If any mask bit is set to a zero, that bit will automatically be accepted, regardless of the filter bit.


TABLE 4-2:	FILTER/MASK	TRUTH TABLE

Mask Bit n	Filter Bit n	Message Identifier Bit	Accept or Reject Bit n
0	х	X	Accept
1	0	0	Accept
1	0	1	Reject
1	1	0	Reject
1	1	1	Accept

**Note:** x = don't care

As shown in the Receive Buffer Block Diagram (Figure 4-2), acceptance filters, RXF0 and RXF1 (and filter mask, RXM0), are associated with RXB0. The filters, RXF2, RXF3, RXF4, RXF5 and mask RXM1, are associated with RXB1.

#### FIGURE 4-4: MASKS AND FILTERS APPLY TO CAN FRAMES



#### 4.5.3 FILHIT BITS

Filter matches on received messages can be determined by the FILHIT bits in the associated RXBnCTRL register; FILHIT0 (RXB0CTRL[0]) for Buffer 0 and FILHIT[2:0] (RXB1CTRL[2:0]) for Buffer 1.

The three FILHITn bits for Receive Buffer 1 (RXB1) are coded as follows:

- 101 = Acceptance Filter 5 (RXF5)
- 100 = Acceptance Filter 4 (RXF4)
- 011 = Acceptance Filter 3 (RXF3)
- 010 = Acceptance Filter 2 (RXF2)
- 001 = Acceptance Filter 1 (RXF1)
- 000 = Acceptance Filter 0 (RXF0)

Note: '000' and '001' can only occur if the BUKT bit in RXB0CTRL is set, allowing RXB0 messages to roll over into RXB1.

RXB0CTRL contains two copies of the BUKT bit and a copy of the FILHIT0 bit.

The coding of the BUKT bit enables these three bits to be used similarly to the FILHIT[2:0] (RXB1CTRL[2:0]) bits and to distinguish a hit on filters, RXF0 and RXF1, in either RXB0 or after a rollover into RXB1.

- 111 = Acceptance Filter 1 (RXB1)
- 110 = Acceptance Filter 0 (RXB1)
- 001 = Acceptance Filter 1 (RXB0)
- 000 = Acceptance Filter 0 (RXB0)

If the BUKT bit is clear, there are six codes corresponding to the six filters. If the BUKT bit is set, there are six codes corresponding to the six filters, plus two additional codes corresponding to the RXF0 and RXF1 filters that roll over into RXB1.

#### 4.5.4 MULTIPLE FILTER MATCHES


If more than one acceptance filter matches, the FILHITn bits will encode the binary value of the lowest numbered filter that matched. For example, if filters, RXF2 and RXF4, match, the FILHITn bits will be loaded with the value for RXF2. This essentially prioritizes the acceptance filters with a lower numbered filter having higher priority. Messages are compared to filters in ascending order of filter number. This also ensures that the message will only be received into one buffer. This implies that RXB0 has a higher priority than RXB1.

### 4.5.5 CONFIGURING THE MASKS AND FILTERS

The Mask and Filter registers can only be modified when the MCP2515 is in Configuration mode (see **Section 10.0 "Modes of Operation**").

Note: The Mask and Filter registers read all '0's when in any mode except Configuration mode.

#### FIGURE 4-5: MESSAGE ACCEPTANCE MASK AND FILTER OPERATION



### REGISTER 4-10: RXFnSIDH: FILTER n STANDARD IDENTIFIER REGISTER HIGH (ADDRESS: 00h, 04h, 08h, 10h, 14h, 18h)<sup>(1)</sup>

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3
bit 7							bit 0
Legend:							
R = Readable bit W = Writab		W = Writable	e bit U = Unimplemented		mented bit, read	l as '0'	
-n = Value at POR '1' =		'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown

bit 7-0 **SID[10:3]:** Standard Identifier Filter bits These bits hold the filter bits to be applied to bits[10:3] of the Standard Identifier portion of a received message.

**Note 1:** The Mask and Filter registers read all '0's when in any mode except Configuration mode.

### REGISTER 4-11: RXFnSIDL: FILTER n STANDARD IDENTIFIER REGISTER LOW (ADDRESS: 01h, 05h, 09h, 11h, 15h, 19h)<sup>(1)</sup>

R/W-x	R/W-x	R/W-x	U-0	R/W-x	U-0	R/W-x	R/W-x
SID2	SID1	SID0	—	EXIDE	_	EID17	EID16
bit 7							bit 0

Legend:				
R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 7-5	<b>SID[2:0]:</b> Standard Identifier Filter bits These bits hold the filter bits to be applied to bits[2:0] of the Standard Identifier portion of a received message.
bit 4	Unimplemented: Read as '0'
bit 3	EXIDE: Extended Identifier Enable bit
	<ul> <li>1 = Filter is applied only to extended frames</li> <li>0 = Filter is applied only to standard frames</li> </ul>
bit 2	Unimplemented: Read as '0'
bit 1-0	EID[17:16]: Extended Identifier Filter bits
	These bits hold the filter bits to be applied to bits[17:16] of the Extended Identifier portion of a received message.

Note 1: The Mask and Filter registers read all '0's when in any mode except Configuration mode.

### REGISTER 4-12: RXFnEID8: FILTER n EXTENDED IDENTIFIER REGISTER HIGH (ADDRESS: 02h, 06h, 0Ah, 12h, 16h, 1Ah)<sup>(1)</sup>

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	
EID15	EID14	EID13	EID12	EID11	EID10	EID9	EID8	
bit 7							bit 0	
Legend:								
R = Readable bit W = Writable bit		U = Unimplemented bit, read as '0'						
-n = Value at POR '1' =		'1' = Bit is set	1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown	

bit 7-0 EID[15:8]: Extended Identifier bits

These bits hold the filter bits to be applied to bits[15:8] of the Extended Identifier portion of a received message or to Byte 0 in received data if the corresponding RXM[1:0] bits = 00 and EXIDE = 0.

**Note 1:** The Mask and Filter registers read all '0's when in any mode except Configuration mode.

### REGISTER 4-13: RXFnEID0: FILTER n EXTENDED 1 REGISTER LOW (ADDRESS: 03h, 07h, 0Bh, 13h, 17h, 1Bh)<sup>(1)</sup>

| R/W-x |
|-------|-------|-------|-------|-------|-------|-------|-------|
| EID7  | EID6  | EID5  | EID4  | EID3  | EID2  | EID1  | EID0  |
| bit 7 |       |       |       |       |       |       | bit 0 |

Legend:			
R = Readable bit W = Writable bit		U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-0 **EID[7:0]:** Extended Identifier bits

These bits hold the filter bits to be applied to bits[7:0] of the Extended Identifier portion of a received message or to Byte 1 in received data if the corresponding RXM[1:0] bits = 00 and EXIDE = 0.

Note 1: The Mask and Filter registers read all '0's when in any mode except Configuration mode.

# REGISTER 4-14: RXMnSIDH: MASK n STANDARD IDENTIFIER REGISTER HIGH (ADDRESS: 20h, 24h)<sup>(1)</sup>

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3
bit 7					1	bit 0	
<u></u>							
Legend:							
R = Readable bit W = Writable bit			U = Unimplemented bit, read as '0'				
-n = Value at POR		'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown	

bit 7-0 **SID[10:3]:** Standard Identifier Mask bits These bits hold the mask bits to be applied to bits[10:3] of the Standard Identifier portion of a received message.

**Note 1:** The Mask and Filter registers read all '0's when in any mode except Configuration mode.

# REGISTER 4-15: RXMnSIDL: MASK n STANDARD IDENTIFIER REGISTER LOW (ADDRESS: 21h, 25h)<sup>(1)</sup>

R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	R/W-0	R/W-0
SID2	SID1	SID0	—	—	—	EID17	EID16
bit 7							bit 0

Legend:					
R = Readable bit	W = Writable bit	U = Unimplemented bit,	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 7-5	SID[2:0]: Standard Identifier Mask bits
	These bits hold the mask bits to be applied to bits[2:0] of the Standard Identifier portion of a received
	message.
bit 4-2	Unimplemented: Reads as '0'
bit 1-0	EID[17:16]: Extended Identifier Mask bits

These bits hold the mask bits to be applied to bits[17:16] of the Extended Identifier portion of a received message.

Note 1: The Mask and Filter registers read all '0's when in any mode except Configuration mode.

#### REGISTER 4-16: RXMnEID8: MASK n EXTENDED IDENTIFIER REGISTER HIGH (ADDRESS: 22h, 26h)<sup>(1)</sup>

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
EID15	EID14	EID13	EID12	EID11	EID10	EID9	EID8
bit 7							bit 0
-							
Legend:							
R = Readable bit W = Writable bit		U = Unimplemented bit, read as '0'					
-n = Value at P	OR	c '1' = Bit is set '0' = Bit is cleared x = Bit is unkn		nown			

bit 7-0 EID[15:8]: Extended Identifier bits These bits hold the filter bits to be applied to bits[15:8] of the Extended Identifier portion of a received message. If the corresponding RXM[1:0] bits = 00 and EXIDE = 0, these bits are applied to Byte 0 in received data.

Note 1: The Mask and Filter registers read all '0's when in any mode except Configuration mode.

#### **RXMnEID0: MASK n EXTENDED IDENTIFIER REGISTER LOW** REGISTER 4-17: (ADDRESS: 23h, 27h)<sup>(1)</sup>

| R/W-0 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| EID7  | EID6  | EID5  | EID4  | EID3  | EID2  | EID1  | EID0  |
| bit 7 |       |       |       |       |       |       | bit 0 |

Legend:			
R = Readable bit	W = Writable bit U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-0 EID[7:0]: Extended Identifier Mask bits

> These bits hold the filter bits to be applied to bits[7:0] of the Extended Identifier portion of a received message. If the corresponding RXM[1:0] bits = 00 and EXIDE = 0, these bits are applied to Byte 1 in received data.

Note 1: The Mask and Filter registers read all '0's when in any mode except Configuration mode.

# 5.0 BIT TIMING

All nodes on a given CAN bus must have the same Nominal Bit Rate (NBR). The CAN protocol uses Non-Return-to-Zero (NRZ) coding, which does not encode a clock within the data stream. Therefore, the receive clock must be recovered by the receiving nodes and synchronized to the transmitter's clock.

As oscillators and transmission times may vary from node to node, the receiver must have some type of Phase-Locked Loop (PLL) synchronized to data transmission edges to synchronize and maintain the receiver clock. Since the data is NRZ coded, it is necessary to include bit-stuffing to ensure that an edge occurs, at least every six bit times, to maintain the Digital Phase-Locked Loop (DPLL) synchronization.

The bit timing of the MCP2515 is implemented using a DPLL that is configured to synchronize to the incoming data, as well as provide the nominal timing for the transmitted data. The DPLL breaks each bit time into multiple segments made up of minimal periods of time, called the Time Quanta ( $T_Q$ ).

Bus timing functions executed within the bit time frame (such as synchronization to the local oscillator, network transmission delay compensation and sample point positioning) are defined by the programmable Bit Timing Logic (BTL) of the DPLL.

# 5.1 The CAN Bit Time

All devices on the CAN bus must use the same bit rate. However, all devices are not required to have the same master oscillator clock frequency. For the different clock frequencies of the individual devices, the bit rate has to be adjusted by appropriately setting the Baud Rate Prescaler and number of Time Quanta in each segment.

The CAN bit time is made up of non-overlapping segments. Each of these segments is made up of integer units, called Time Quanta ( $T_Q$ ), explained later in this data sheet. The Nominal Bit Rate (NBR) is defined in the CAN specification as the number of bits per second, transmitted by an ideal transmitter, with no resynchronization. It can be described with the equation:

## EQUATION 5-1:

$$NBR = f_{bit} = \frac{1}{t_{bit}}$$

# 5.2 Nominal Bit Time

The Nominal Bit Time (NBT) ( $t_{bit}$ ) is made up of nonoverlapping segments (Figure 5-1). Therefore, the NBT is the summation of the following segments:


$$t_{bit} = t_{SyncSeg} + t_{PropSeg} + t_{PS1} + t_{PS2}$$

Associated with the NBT are the sample point, Synchronization Jump Width (SJW) and Information Processing Time (IPT), which are explained later.

## 5.2.1 SYNCHRONIZATION SEGMENT

The Synchronization Segment (SyncSeg) is the first segment in the NBT and is used to synchronize the nodes on the bus. Bit edges are expected to occur within the SyncSeg. This segment is fixed at 1  $T_{Q}$ .

#### FIGURE 5-1: CAN BIT TIME SEGMENTS



## 5.2.2 PROPAGATION SEGMENT

The Propagation Segment (PropSeg) exists to compensate for physical delays between nodes. The propagation delay is defined as twice the sum of the signal's propagation time on the bus line, including the delays associated with the bus driver. The PropSeg is programmable from 1-8  $T_Qs$ .

#### 5.2.3 PHASE SEGMENT 1 (PS1) AND PHASE SEGMENT 2 (PS2)

The two Phase Segments, PS1 and PS2, are used to compensate for edge phase errors on the bus. PS1 can be lengthened (or PS2 shortened) by resynchronization. PS1 is programmable from 1-8  $T_Qs$  and PS2 is programmable from 2-8  $T_Qs$ .

## 5.2.4 SAMPLE POINT

The sample point is the point in the bit time at which the logic level is read and interpreted. The sample point is located at the end of PS1. The exception to this rule is if the Sample mode is configured to sample three times per bit. In this case, while the bit is still sampled at the end of PS1, two additional samples are taken at one-half  $T_Q$  intervals prior to the end of PS1, with the value of the bit being determined by a majority decision.

## 5.2.5 INFORMATION PROCESSING TIME

The Information Processing Time (IPT) is the time required for the logic to determine the bit level of a sampled bit. The IPT begins at the sample point, is measured in  $T_Q$  and is fixed at 2  $T_Q$ s for the Microchip CAN module. Since PS2 also begins at the sample point and is the last segment in the bit time, it is required that the PS2 minimum is not less than the IPT.

# Тоsc Тоsc Твярсцк твярсцк t<sub>bit</sub> t<sub>bit</sub> t<sub>bit</sub> T<sub>Q</sub> (t<sub>TQ</sub>) CAN Bit Time

## FIGURE 5-2: T<sub>Q</sub> AND THE BIT PERIOD

Therefore:

$$PS2_{min} = IPT = 2 T_Qs$$

## 5.2.6 SYNCHRONIZATION JUMP WIDTH

The Synchronization Jump Width (SJW) adjusts the bit clock, as necessary, by 1-4  $T_{\rm Q}s$  (as configured) to maintain synchronization with the transmitted message. Synchronization is covered in more detail later in this data sheet.

# 5.3 Time Quantum

Each of the segments that make up a bit time are made up of integer units, called Time Quanta ( $T_Q$ ). The length of each Time Quantum is based on the oscillator period ( $T_{OSC}$ ). The base  $T_Q$  equals twice the oscillator period. Figure 5-2 shows how the bit period is derived from  $T_{OSC}$  and  $T_Q$ . The  $T_Q$  length equals one  $T_Q$  clock period ( $t_{BRPCLK}$ ), which is programmable using a programmable prescaler, called the Baud Rate Prescaler (BRP). This is illustrated in the following equation:

# **EQUATION 5-2:**

$$T_Q = 2 \cdot BRP \cdot T_{OSC} = \frac{2 \cdot BRP}{F_{OSC}}$$

Where: BRP equals the configuration as shown in Register 5-1.

# 5.4 Synchronization

To compensate for phase shifts between the oscillator frequencies of each of the nodes on the bus, each CAN controller must be able to synchronize to the relevant signal edge of the incoming signal. Synchronization is the process by which the DPLL function is implemented.

When an edge in the transmitted data is detected, the logic will compare the location of the edge to the expected time (SyncSeg). The circuit will then adjust the values of PS1 and PS2 as necessary.

There are two mechanisms used for synchronization:

- 1. Hard synchronization
- 2. Resynchronization

## 5.4.1 HARD SYNCHRONIZATION

Hard synchronization is only performed when there is a recessive-to-dominant edge during a Bus Idle condition, indicating the start of a message. After hard synchronization, the bit time counters are restarted with SyncSeg.

Hard synchronization forces the edge that has occurred to lie within the Synchronization Segment of the restarted bit time. Due to the rules of synchronization, if a hard synchronization occurs, there will not be a resynchronization within that bit time.

## 5.4.2 RESYNCHRONIZATION

As a result of resynchronization, PS1 may be lengthened or PS2 may be shortened. The amount of lengthening or shortening of the Phase Buffer Segments has an upper bound, given by the Synchronization Jump Width (SJW).

The value of the SJW will be added to PS1 or subtracted from PS2 (see Figure 5-3). The SJW represents the loop filtering of the DPLL. The SJW is programmable between 1  $T_Q$  and 4  $T_Q$ s.

#### 5.4.2.1 Phase Errors

The NRZ bit coding method does not encode a clock into the message. Clocking information will only be derived from recessive-to-dominant transitions. The property which states that only a fixed maximum number of successive bits have the same value (bitstuffing) ensures resynchronization to the bit stream during a frame. The phase error of an edge is given by the position of the edge relative to SyncSeg, measured in  $T_Q$ . The phase error is defined in a magnitude of  $T_Q$  as follows:

- e = 0 if the edge lies within SyncSeg
- e > 0 if the edge lies before the sample point (T<sub>Q</sub> is added to PS1)
- e < 0 if the edge lies after the sample point of the previous bit (T<sub>Q</sub> is subtracted from PS2)

#### 5.4.2.2 No Phase Error (e = 0)

If the magnitude of the phase error is less than or equal to the programmed value of the SJW, the effect of a resynchronization is the same as that of a hard synchronization.

#### 5.4.2.3 Positive Phase Error (e > 0)

If the magnitude of the phase error is larger than the SJW, and if the phase error is positive, PS1 is lengthened by an amount equal to the SJW.


#### 5.4.2.4 Negative Phase Error (e < 0)

If the magnitude of the phase error is larger than the resynchronization jump width, and the phase error is negative, PS2 is shortened by an amount equal to the SJW.

#### 5.4.3 SYNCHRONIZATION RULES

- 1. Only recessive-to-dominant edges will be used for synchronization.
- 2. Only one synchronization within one bit time is allowed.
- An edge will be used for synchronization only if the value detected at the previous sample point (previously read bus value) differs from the bus value immediately after the edge.
- A transmitting node will not resynchronize on a positive phase error (e > 0).
- 5. If the absolute magnitude of the phase error is greater than the SJW, the appropriate Phase Segment will adjust by an amount equal to the SJW.

# MCP2515



## 5.5 **Programming Time Segments**

Some requirements for programming of the Time Segments:

- PropSeg + PS1  $\geq$  PS2
- PropSeg + PS1  $\ge$  T<sub>DELAY</sub>
- PS2 > SJW

For example, assuming that a 125 kHz CAN baud rate with  $F_{OSC}$  = 20 MHz is desired:

 $T_{OSC}$  = 50 ns, choose BRP[5:0] = 04h, then  $T_Q$  = 500 ns. To obtain 125 kHz, the bit time must be 16  $T_Q$ s.

Typically, the sampling of the bit should take place at about 60-70% of the bit time, depending on the system parameters. Also, typically, the  $T_{DELAY}$  is 1-2  $T_{OS}$ .

SyncSeg = 1 T<sub>Q</sub> and PropSeg = 2 T<sub>Q</sub>s. So setting PS1 = 7 T<sub>Q</sub>s would place the sample at 10 T<sub>Q</sub>s after the transition. This would leave 6 T<sub>Q</sub>s for PS2.

Since PS2 is 6, according to the rules, SJW could be a maximum of 4  $T_Qs$ . However, a large SJW is typically only necessary when the clock generation of the different nodes is inaccurate or unstable, such as using ceramic resonators. So a SJW of 1 is usually enough.

# 5.6 Oscillator Tolerance

The bit timing requirements allow ceramic resonators to be used in applications with transmission rates of up to 125 kbit/sec as a rule of thumb. For the full bus speed range of the CAN protocol, a quartz oscillator is required. A maximum node-to-node oscillator variation of 1.7% is allowed.

# 5.7 Bit Timing Configuration Registers

The Configuration registers (CNF1, CNF2, CNF3) control the bit timing for the CAN bus interface. These registers can only be modified when the MCP2515 is in Configuration mode (see Section 10.0 "Modes of Operation").

### 5.7.1 CNF1

The BRP[5:0] bits control the Baud Rate Prescaler. These bits set the length of  $T_Q$  relative to the OSC1 input frequency, with the minimum  $T_Q$  length being 2  $T_{OSC}$  (when BRP[5:0] = b000000). The SJW[1:0] bits select the SJW in terms of number of  $T_Qs$ .

## 5.7.2 CNF2

The PRSEG[2:0] bits set the length (in  $T_Qs$ ) of the Propagation Segment. The PHSEG1[2:0] bits set the length (in  $T_Qs$ ) of PS1.

The SAM bit controls how many times the RXCAN pin is sampled. Setting this bit to a '1' causes the bus to be sampled three times: twice at  $T_Q/2$  before the sample point and once at the normal sample point (which is at the end of PS1). The value of the bus is determined to be the majority sampled. If the SAM bit is set to a '0', the RXCAN pin is sampled only once at the sample point.

The BTLMODE bit controls how the length of PS2 is determined. If this bit is set to a '1', the length of PS2 is determined by the PHSEG2[2:0] bits of CNF3 (see **Section 5.7.3 "CNF3"**). If the BTLMODE bit is set to a '0', the length of PS2 is greater than that of PS1 and the Information Processing Time (which is fixed at 2 T<sub>Q</sub>s for the MCP2515).

## 5.7.3 CNF3

The PHSEG2[2:0] bits set the length (in  $T_Qs$ ) of PS2 if the BTLMODE bit (CNF2[7]) is set to a '1'. If the BTLMODE bit is set to a '0', the PHSEG2[2:0] bits have no effect.

bit 7

REGISTER 5-	I. CNFI.	CONFIGURA	ATION REGI	SIEK I (AD	DRESS. ZAII)	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
SJW1	SJW0	BRP5	BRP4	BRP3	BRP2	BRP1

# REGISTER 5-1: CNF1: CONFIGURATION REGISTER 1 (ADDRESS: 2Ah)

Legend:				
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'		
-n = Value at POR '1' = Bit is set		'0' = Bit is cleared	x = Bit is unknown	

bit 7-6	<b>SJW[1:0]:</b> Synchronization Jump Width Length bits
	11 = Length = 4 x $T_Q$
	10 = Length = $3 \times T_Q$
	01 = Length = 2 x T <sub>Q</sub>
	00 = Length = 1 x $T_Q$
bit 5-0	BRP[5:0]: Baud Rate Prescaler bits
	$T_Q = 2 \times (BRP[5:0] + 1)/F_{OSC}.$

## REGISTER 5-2: CNF2: CONFIGURATION REGISTER 2 (ADDRESS: 29h)

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
BTLMODE	SAM	PHSEG1[2:0]		PRSEG2	PRSEG1	PRSEG0	
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7	BTLMODE: PS2 Bit Time Length bit
	1 = Length of PS2 is determined by the PHSEG2[2:0] bits of CNF3 0 = Length of PS2 is the greater of PS1 and IPT (2 $T_Q$ s)
bit 6	SAM: Sample Point Configuration bit
	<ul><li>1 = Bus line is sampled three times at the sample point</li><li>0 = Bus line is sampled once at the sample point</li></ul>
bit 5-3	PHSEG1[2:0]: PS1 Length bits
	(PHSEG1[2:0] + 1) x T <sub>Q</sub> .
bit 2-0	PRSEG[2:0]: Propagation Segment Length bits
	(PRSEG[2:0] + 1) x T <sub>Q</sub> .

R/W-0

BRP0

bit 0

R/W-0	R/W-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0
SOF	WAKFIL	—	—	_		PHSEG2[2:0]	
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, read	d as '0'	
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 7 SOF: Start-of-Frame signal bit $\frac{If CLKEN (CANCTRL[2]) = 1:}{1 = CLKOUT pin is enabled for SOF signal 0 = CLKOUT pin is enabled for clock out function If CLKEN (CANCTRL[2]) = 0: Bit is don't care.$							
bit 6 WAKFIL: Wake-up Filter bit 1 = Wake-up filter is enabled 0 = Wake-up filter is disabled							
bit 5-3	Unimplemen	ted: Reads as	<b>'</b> 0 <b>'</b>				
bit 2-0	PHSEG2[2:0]	: PS2 Length b	oits				
(PHSEG2[2:0] + 1) x T <sub>Q</sub> . Minimum valid setting for PS2 is 2 T <sub>Q</sub> s.							

# REGISTER 5-3: CNF3: CONFIGURATION REGISTER 3 (ADDRESS: 28h)

NOTES:

# 6.0 ERROR DETECTION

The CAN protocol provides sophisticated error detection mechanisms. The following errors can be detected.

## 6.1 CRC Error

With the Cyclic Redundancy Check (CRC), the transmitter calculates special check bits for the bit sequence from the Start-of-Frame until the end of the data field. This CRC sequence is transmitted in the CRC field. The receiving node also calculates the CRC sequence using the same formula and performs a comparison to the received sequence. If a mismatch is detected, a CRC error has occurred and an error frame is generated. The message is repeated.

## 6.2 Acknowledge Error

In the Acknowledge field of a message, the transmitter checks if the Acknowledge Slot bit (which has been sent out as a recessive bit) contains a dominant bit. If not, no other node has received the frame correctly. An Acknowledge error has occurred, an error frame is generated and the message will have to be repeated.

## 6.3 Form Error

If a node detects a dominant bit in one of the four segments (including End-of-Frame, interframe space, Acknowledge delimiter or CRC delimiter), a form error has occurred and an error frame is generated. The message is repeated.

## 6.4 Bit Error

A bit error occurs if a transmitter detects the opposite bit level to what it transmitted (i.e., transmitted a dominant and detected a recessive, or transmitted a recessive and detected a dominant).

**Exception:** In the case where the transmitter sends a recessive bit, and a dominant bit is detected during the arbitration field and the Acknowledge Slot, no bit error is generated because normal arbitration is occurring.

# 6.5 Stuff Error

If, between the Start-of-Frame and the CRC delimiter, six consecutive bits with the same polarity are detected, the bit-stuffing rule has been violated. A stuff error occurs and an error frame is generated. The message is repeated.

## 6.6 Error States

Detected errors are made known to all other nodes via error frames. The transmission of the erroneous message is aborted and the frame is repeated as soon as possible. Furthermore, each CAN node is in one of the three error states according to the value of the internal error counters:

- 1. Error-active
- 2. Error-passive
- 3. Bus-off (transmitter only)

The error-active state is the usual state where the node can transmit messages and active error frames (made of dominant bits) without any restrictions.

In the error-passive state, messages and passive error frames (made of recessive bits) may be transmitted.

The bus-off state makes it temporarily impossible for the station to participate in the bus communication. During this state, messages can neither be received or transmitted. Only transmitters can go bus-off.

# 6.7 Error Modes and Error Counters

The MCP2515 contains two error counters: the Receive Error Counter (REC) (see Register 6-2) and the Transmit Error Counter (TEC) (see Register 6-1). The values of both counters can be read by the MCU. These counters are incremented/decremented in accordance with the CAN bus specification.

The MCP2515 is error-active if both error counters are below the error-passive limit of 128.

It is error-passive if at least one of the error counters equals or exceeds 128.

It goes to bus-off if the TEC exceeds the bus-off limit of 255. The device remains in this state until the bus-off recovery sequence is received. The bus-off recovery sequence consists of 128 occurrences of 11 consecutive recessive bits (see Figure 6-1).


Note:	The MCP2515, after going bus-off, will						
	recover back to error-active without any						
	intervention by the MCU if the bus						
	remains idle for 128 x 11 bit times. If this is						
	not desired, the error Interrupt Service						
	Routine (ISR) should address this.						

The current Error mode of the MCP2515 can be read by the MCU via the EFLG register (see Register 6-3).

Additionally, there is an error state warning flag bit, EWARN (EFLG[0]), which is set if at least one of the error counters equals or exceeds the error warning limit of 96. EWARN is reset if both error counters are less than the error warning limit.

# **MCP2515**

#### FIGURE 6-1: ERROR MODES STATE DIAGRAM



R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
TEC7	TEC6	TEC5	TEC4	TEC3	TEC2	TEC1	TEC0
bit 7							bit 0
Legend:							
Legend: R = Readable	bit	W = Writable	bit	U = Unimpler	nented bit, read	as '0'	

# REGISTER 6-1: TEC: TRANSMIT ERROR COUNTER REGISTER (ADDRESS: 1Ch)

bit 7-0 **TEC[7:0]:** Transmit Error Count bits

#### REGISTER 6-2: REC: RECEIVE ERROR COUNTER REGISTER (ADDRESS: 1Dh)

R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
REC7	REC6	REC5	REC4	REC3	REC2	REC1	REC0
bit 7							bit 0
Legend:							

Legena.				
R = Readable bit	W = Writable bit	U = Unimplemented bit,	U = Unimplemented bit, read as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 7-0 **REC[7:0]:** Receive Error Count bits

R/W-0	R/W-0	R-0	R-0	R-0	R-0	R-0	R-0			
RX10VR	RX00VR	TXBO	TXEP	RXEP	TXWAR	RXWAR	EWARN			
bit 7							bit 0			
Legend:										
R = Readable	> hit	W = Writable	hit	I I = I Inimpler	mented bit, read	1 as '0'				
-n = Value at		'1' = Bit is set		'0' = Bit is cle		x = Bit is unkr	nown			
				0 2000 000						
bit 7	RX10VR: Re	ceive Buffer 1	Overflow Flag	g bit						
	<ul> <li>Sets when a valid message is received for RXB1 and RX1IF (CANINTF[1]) = 1</li> <li>Must be reset by MCU</li> </ul>									
bit 6	<b>RX00VR:</b> Receive Buffer 0 Overflow Flag bit									
	- Sets when a - Must be rese	•	e is received f	for RXB0 and F	RX0IF (CANINT	<b>F[0]) =</b> 1				
bit 5	<b>TXBO:</b> Bus-Off Error Flag bit									
	- Sets when TEC reaches 255 - Resets after a successful bus recovery sequence									
bit 4	TXEP: Transr	nit Error-Passi	ve Flag bit							
		EC is equal to TEC is less t	0	an 128						
bit 3	<b>RXEP:</b> Receive Error-Passive Flag bit									
	- Sets when REC is equal to or greater than 128 - Resets when REC is less than 128									
bit 2	TXWAR: Trar	smit Error Wa	rning Flag bit							
	- Sets when TEC is equal to or greater than 96 - Resets when TEC is less than 96									
bit 1	RXWAR: Rec	eive Error Wa	rning Flag bit							
	- Sets when REC is equal to or greater than 96 - Resets when REC is less than 96									
bit 0	EWARN: Erro	or Warning Flag	g bit							
	EWARN: Error Warning Flag bit - Sets when TEC or REC is equal to or greater than 96 (TXWAR or RXWAR = 1) - Resets when both REC and TEC are less than 96									

## REGISTER 6-3: EFLG: ERROR FLAG REGISTER (ADDRESS: 2Dh)

# 7.0 INTERRUPTS

The MCP2515 has eight sources of interrupts. The CANINTE register contains the individual interrupt enable bits for each interrupt source. The CANINTF register contains the corresponding interrupt flag bit for each interrupt source. When an interrupt occurs, the INT pin is driven low by the MCP2515 and will remain low until the interrupt is cleared by the MCU. An interrupt can not be cleared if the respective condition still prevails.

It is recommended that the BIT MODIFY command be used to reset flag bits in the CANINTF register rather than normal write operations. This is done to prevent unintentionally changing a flag that changes during the WRITE command, potentially causing an interrupt to be missed.

It should be noted that the CANINTF flags are read/write and an interrupt can be generated by the MCU setting any of these bits, provided the associated CANINTE bit is also set.

# 7.1 Interrupt Code Bits

The source of a pending interrupt is indicated in the Interrupt Code bits, ICOD[2:0] (CANSTAT[3:1]), as shown in Register 10-2. In the event that multiple interrupts occur, the  $\overline{INT}$  pin will remain low until all interrupts have been reset by the MCU. The ICOD[2:0] bits will reflect the code for the highest priority interrupt that is currently pending. Interrupts are internally prioritized, such that the lower the ICODn bits value, the higher the interrupt priority. Once the highest priority interrupt condition has been cleared, the code for the next highest priority interrupt that is pending (if any) will be reflected by the ICODn bits (see Table 7-1). Only those interrupt sources that have their associated CANINTE enable bit set will be reflected in the ICODn bits.

TABLE 7-1:	ICOD[2:0] DECODE

IADLL /-	
ICOD[2:0]	Boolean Expression
000	ERR•WAK•TX0•TX1•TX2•RX0•RX1
001	ERR
010	ERR•WAK
011	ERR•WAK•TX0
100	ERR•WAK•TX0•TX1
101	ERR•WAK•TX0•TX1•TX2
110	ERR•WAK•TX0•TX1•TX2•RX0
111	ERR•WAK•TX0•TX1•TX2•RX0•RX1
Note:	ERR is associated with the ERRIE bit

**Note:** ERR is associated with the ERRIE bit (CANINTE[5]).

# 7.2 Transmit Interrupt

When the Transmit Interrupt is enabled, TXnIE (CANINTE) = 1, an interrupt will be generated on the  $\overline{INT}$  pin once the associated transmit buffer becomes empty and is ready to be loaded with a new message. The TXnIF bit (CANINTF) will be set to indicate the source of the interrupt. The interrupt is cleared by clearing the TXnIF bit.

# 7.3 Receive Interrupt

When the Receive Interrupt is enabled, RXnIE (CANINTE) = 1, an interrupt will be generated on the  $\overline{INT}$  pin once a message has been successfully received and loaded into the associated receive buffer. This interrupt is activated immediately after receiving the EOF field. The RXnIF bit (CANINTF) will be set to indicate the source of the interrupt. The interrupt is cleared by clearing the RXnIF bit.

# 7.4 Message Error Interrupt

When an error occurs during the transmission or reception of a message, the Message Error Flag, MERRF (CANINTF[7]), will be set, and if the MERRE bit (CANINTE[7]) is set, an interrupt will be generated on the  $\overline{\text{INT}}$  pin. This is intended to be used to facilitate baud rate determination when used in conjunction with Listen-Only mode.

# 7.5 Bus Activity Wake-up Interrupt

When the MCP2515 is in Sleep mode and the bus activity wake-up interrupt is enabled (WAKIE (CANINTE[6]) = 1), an interrupt will be generated on the INT pin and the WAKIF bit (CANINTF[6]) will be set when activity is detected on the CAN bus. This interrupt causes the MCP2515 to exit Sleep mode. The interrupt is reset by clearing the WAKIF bit.

Note: The MCP2515 wakes up into Listen-Only mode.

# 7.6 Error Interrupt

When the error interrupt is enabled (ERRIE (CANINTE[5]) = 1), an interrupt is generated on the  $\overline{INT}$  pin if an overflow condition occurs, or if the error state of the transmitter or receiver has changed. The Error Flag (EFLG) register will indicate one of the following conditions.

## 7.6.1 RECEIVER OVERFLOW

An overflow condition occurs when the MAB has assembled a valid receive message (the message meets the criteria of the acceptance filters) and the receive buffer associated with the filter is not available for loading of a new message. The associated RXnOVR bit (EFLG) will be set to indicate the overflow condition. This bit must be cleared by the MCU.

#### 7.6.2 RECEIVER WARNING

The REC has reached the MCU warning limit of 96.

#### 7.6.3 TRANSMITTER WARNING

The TEC has reached the MCU warning limit of 96.

#### 7.6.4 RECEIVER ERROR-PASSIVE

The REC has exceeded the error-passive limit of 127 and the device has gone to the error-passive state.

## 7.6.5 TRANSMITTER ERROR-PASSIVE

The TEC has exceeded the error-passive limit of 127 and the device has gone to the error-passive state.

### 7.6.6 BUS-OFF

The TEC has exceeded 255 and the device has gone to the bus-off state.

## 7.7 Interrupt Acknowledge

Interrupts are directly associated with one or more status flags in the CANINTF register. Interrupts are pending as long as one of the flags is set. Once an interrupt flag is set by the device, the flag can not be reset by the MCU until the interrupt condition is removed.

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
MERRE	WAKIE	ERRIE	TX2IE	TX1IE	TX0IE	RX1IE	RX0IE			
bit 7			1				bit (			
Legend:										
R = Readable	e bit	W = Writable	bit	U = Unimplen	nented bit, read	d as '0'				
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown			
bit 7	1 = Interrupt	<b>MERRE:</b> Message Error Interrupt Enable bit 1 = Interrupt on error during message reception or transmission 0 = Disabled								
bit 6		ke-up Interrupt I t on CAN bus a d								
bit 5		r Interrupt Enab on EFLG error			LG register)					
bit 4		smit Buffer 2 En t on TXB2 beco d		Enable bit						
bit 3		smit Buffer 1 En t on TXB1 beco d		Enable bit						
bit 2	<b>TX0IE:</b> Transmit Buffer 0 Empty Interrupt Enable bit 1 = Interrupt on TXB0 becoming empty 0 = Disabled									
bit 1	<b>RX1IE:</b> Receive Buffer 1 Full Interrupt Enable bit 1 = Interrupt when message was received in RXB1 0 = Disabled									
bit 0		eive Buffer 0 Fu t when message	•							

## REGISTER 7-1: CANINTE: CAN INTERRUPT ENABLE REGISTER (ADDRESS: 2Bh)

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
MERRF	WAKIF	ERRIF	TX2IF	TX1IF	TX0IF	RX1IF	RX0IF			
bit 7		1	1				bit 0			
Legend:										
R = Readab	le bit	W = Writable	bit	U = Unimpler	mented bit, rea	d as '0'				
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown			
bit 7		sage Error Inte			et the interrun	t condition)				
	<ul> <li>1 = Interrupt is pending (must be cleared by MCU to reset the interrupt condition)</li> <li>0 = No interrupt is pending</li> </ul>									
bit 6	WAKIF: Wake-up Interrupt Flag bit									
		is pending (mu upt is pending	ist be cleared	by MCU to res	et the interrup	t condition)				
bit 5	ERRIF: Error Interrupt Flag bit (multiple sources in EFLG register)									
		is pending (mu upt is pending	ist be cleared	by MCU to res	et the interrup	t condition)				
bit 4	TX2IF: Trans	mit Buffer 2 En	npty Interrupt	Flag bit						
		is pending (mu upt is pending	ist be cleared	by MCU to res	et the interrup	t condition)				
bit 3	TX1IF: Trans	mit Buffer 1 En	npty Interrupt	Flag bit						
		is pending (mu upt is pending	ist be cleared	by MCU to res	et the interrup	t condition)				
bit 2	TX0IF: Trans	mit Buffer 0 En	npty Interrupt	Flag bit						
	<ul> <li>1 = Interrupt is pending (must be cleared by MCU to reset the interrupt condition)</li> <li>0 = No interrupt is pending</li> </ul>									
bit 1	RX1IF: Recei	ve Buffer 1 Ful	ll Interrupt Fla	g bit						
	<ul> <li>1 = Interrupt is pending (must be cleared by MCU to reset the interrupt condition)</li> <li>0 = No interrupt is pending</li> </ul>									
bit 0	RX0IF: Recei	ve Buffer 0 Ful	ll Interrupt Fla	g bit						
	<ul> <li>RX0IF: Receive Buffer 0 Full Interrupt Flag bit</li> <li>1 = Interrupt is pending (must be cleared by MCU to reset the interrupt condition)</li> <li>0 = No interrupt is pending</li> </ul>									

## REGISTER 7-2: CANINTF: CAN INTERRUPT FLAG REGISTER (ADDRESS: 2Ch)

# 8.0 OSCILLATOR

The MCP2515 is designed to operate with a crystal or ceramic resonator connected to the OSC1 and OSC2 pins. The MCP2515 oscillator design requires the use of a parallel cut crystal. Use of a series cut crystal may give a frequency out of the crystal manufacturer's specifications. A typical oscillator circuit is shown in Figure 8-1. The MCP2515 may also be driven by an external clock source connected to the OSC1 pin, as shown in Figure 8-2 and Figure 8-3.

# 8.1 Oscillator Start-up Timer

The MCP2515 utilizes an Oscillator Start-up Timer (OST) that holds the MCP2515 in Reset to ensure that the oscillator has stabilized before the internal state machine begins to operate. The OST keeps the device in a Reset state for 128 OSC1 clock cycles after the occurrence of a Power-on Reset, SPI Reset, after the assertion of the RESET pin, and after a wake-up from Sleep mode. It should be noted that no SPI protocol operations should be attempted until after the OST has expired.

# 8.2 CLKOUT Pin

The CLKOUT pin is provided to the system designer for use as the main system clock or as a clock input for other devices in the system. The CLKOUT has an internal prescaler which can divide  $F_{OSC}$  by 1, 2, 4 and 8. The CLKOUT function is enabled and the prescaler is selected via the CANCTRL register (see Register 10-1).


Note:	The maximum frequency on CLKOUT is	
	specified as 25 MHz (See Table 13-5).	

The CLKOUT pin will be active upon system Reset and default to the slowest speed (divide-by-8) so that it can be used as the MCU clock.


When Sleep mode is requested, the MCP2515 will drive sixteen additional clock cycles on the CLKOUT pin before entering Sleep mode. The Idle state of the CLKOUT pin in Sleep mode is low. When the CLKOUT function is disabled (CLKEN (CANCTRL[2]) = 0), the CLKOUT pin is in a high-impedance state.

The CLKOUT function is designed to ensure that  $t_{hCLKOUT}$  and  $t_{ICLKOUT}$  timings are preserved when the CLKOUT pin function is enabled, disabled or the prescaler value is changed.

## FIGURE 8-1: CRYSTAL/CERAMIC RESONATOR OPERATION




# FIGURE 8-2: EXTERNAL CLOCK SOURCE<sup>(2)</sup>



# MCP2515

## FIGURE 8-3: EXTERNAL SERIES RESONANT CRYSTAL OSCILLATOR CIRCUIT<sup>(1)</sup>



# TABLE 8-1:CAPACITOR SELECTION FOR<br/>CERAMIC RESONATORS

Typical Capacitor Values Used:						
Mode	Freq.	Freq. OSC1 OSC2				
HS	8.0 MHz	27 pF	27 pF			
	16.0 MHz	22 pF	22 pF			
Capacitor	values are for	r design guid	ance only:			
These capacitors were tested with the resonators listed below for basic start-up and operation. <b>These</b> <b>values are not optimized.</b> Different capacitor values may be required to produce acceptable oscillator operation. The user should test the performance of the oscillator over the expected $V_{DD}$ and temperature range for the application.						
See the notes following Table 8-2 for additional information.						
	Resonators Used:					
	4.0 MHz					

4.0 MHZ
8.0 MHz
16.0 MHz

# TABLE 8-2:CAPACITOR SELECTION FOR<br/>CRYSTAL OSCILLATOR

Osc Type <sup>(1,4)</sup>	Crystal Freq. <sup>(2)</sup>	Typical Capacitor Values Tested:		
Type	rieq.	C1 C2		
HS	4 MHz	27 pF	27 pF	
	8 MHz	22 pF	22 pF	
	20 MHz	15 pF	15 pF	

Capacitor values are for design guidance only: These capacitors were tested with the crystals listed below for basic start-up and operation. These values are not optimized.

Different capacitor values may be required to produce acceptable oscillator operation. The user should test the performance of the oscillator over the expected  $V_{DD}$  and temperature range for the application. See the notes following this table for additional information.

Crystals Used: <sup>(3)</sup>
4.0 MHz
8.0 MHz
20.0 MHz

- **Note 1:** While higher capacitance increases the stability of the oscillator, it also increases the start-up time.
  - 2: Since each resonator/crystal has its own characteristics, the user should consult the resonator/crystal manufacturer for appropriate values of external components.
  - **3:** R<sub>S</sub> may be required to avoid overdriving crystals with a low drive level specification.
  - 4: Always verify oscillator performance over the V<sub>DD</sub> and temperature range that is expected for the application.


# 9.0 RESET

The MCP2515 differentiates between two kinds of Resets:

- 1. Hardware Reset Low on  $\overline{\text{RESET}}$  pin.
- 2. SPI Reset Reset via SPI command.

Both of these Resets are functionally equivalent. It is important to provide one of these two Resets after power-up to ensure that the logic and registers are in their default state. A hardware Reset can be achieved automatically by placing an RC on the RESET pin (see Figure 9-1). The values must be such that the device is held in Reset for a minimum of 2  $\mu$ s after V<sub>DD</sub> reaches the operating voltage, as indicated in the electrical specification (t<sub>RL</sub>).

## FIGURE 9-1: RESET PIN CONFIGURATION EXAMPLE



NOTES:

# 10.0 MODES OF OPERATION

The MCP2515 has five modes of operation. These modes are:

- 1. Configuration mode
- 2. Normal mode
- 3. Sleep mode
- 4. Listen-Only mode
- 5. Loopback mode

The operational mode is selected via the REQOP[2:0] bits (CANCTRL[7:5]); see Register 10-1).

When changing modes, the mode will not actually change until all pending message transmissions are complete. The requested mode must be verified by reading the OPMODE[2:0] bits (CANSTAT[7:5]); see Register 10-2.

# **10.1** Configuration Mode

The MCP2515 must be initialized before activation. This is only possible if the device is in the Configuration mode. Configuration mode is automatically selected after power-up, a Reset or can be entered from any other mode by setting the REQOP[2:0] bits to '100'. When Configuration mode is entered, all error counters are cleared. Configuration mode is the only mode where the following registers are modifiable:

- CNF1, CNF2, CNF3 registers
- TXRTSCTRL register
- · Filter registers
- Mask registers

# 10.2 Sleep Mode

The MCP2515 has an internal Sleep mode that is used to minimize the current consumption of the device. The SPI interface remains active for reading even when the MCP2515 is in Sleep mode, allowing access to all registers.

To enter Sleep mode, the Request Operation Mode bits are set in the CANCTRL register (REQOP[2:0]). The OPMODE[2:0] bits (CANSTAT[7:5]) indicate the operation mode. These bits should be read after sending the SLEEP command to the MCP2515. The MCP2515 is active and has not yet entered Sleep mode until these bits indicate that Sleep mode has been entered.

When in internal Sleep mode, the wake-up interrupt is still active (if enabled). This is done so that the MCU can also be placed into a Sleep mode and use the MCP2515 to wake it up upon detecting activity on the bus. When in Sleep mode, the MCP2515 stops its internal oscillator. The MCP2515 will wake-up when bus activity occurs or when the MCU sets, via the SPI interface, the WAKIF bit (CANINTF[6]). To 'generate' a wake-up attempt, the WAKIE bit (CANINTE[6]) must also be set in order for the wake-up interrupt to occur.

The TXCAN pin will remain in the recessive state while the MCP2515 is in Sleep mode.

## 10.2.1 WAKE-UP FUNCTIONS

The device will monitor the RXCAN pin for activity while it is in Sleep mode. If the WAKIE bit is set, the device will wake-up and generate an interrupt. Since the internal oscillator is shut down while in Sleep mode, it will take some amount of time for the oscillator to start-up and the device to enable itself to receive messages. This Oscillator Start-up Timer (OST) is defined as 128  $T_{OSC}$ .

The device will ignore the message that caused the wake-up from Sleep mode, as well as any messages that occur while the device is 'waking up'. The device will wake-up in Listen-Only mode. The MCU must set Normal mode before the MCP2515 will be able to communicate on the bus.

The device can be programmed to apply a low-pass filter function to the RXCAN input line while in internal Sleep mode. This feature can be used to prevent the device from waking up due to short glitches on the CAN bus lines. The WAKFIL bit (CNF3[6]) enables or disables the filter.

# 10.3 Listen-Only Mode

Listen-Only mode provides a means for the MCP2515 to receive all messages (including messages with errors) by configuring the RXM[1:0] bits (RXBnCTRL[6:5]). This mode can be used for bus monitor applications or for detecting the baud rate in 'hot plugging' situations.

For Auto-Baud Detection (ABD), it is necessary that at least two other nodes are communicating with each other. The baud rate can be detected empirically by testing different values until valid messages are received.

Listen-Only mode is a silent mode, meaning no messages will be transmitted while in this mode (including error flags or Acknowledge signals). In Listen-Only mode, both valid and invalid messages will be received, regardless of filters and masks or the Receive Buffer Operating Mode bits, RXMn. The error counters are reset and deactivated in this state. The Listen-Only mode is activated by setting the Request Operation Mode bits (REQOP[2:0]) in the CANCTRL register.

## 10.4 Loopback Mode

Loopback mode will allow internal transmission of messages from the transmit buffers to the receive buffers without actually transmitting messages on the CAN bus. This mode can be used in system development and testing.

In this mode, the ACK bit is ignored and the device will allow incoming messages from itself, just as if they were coming from another node. The Loopback mode is a silent mode, meaning no messages will be transmitted while in this state (including error flags or Acknowledge signals). The TXCAN pin will be in a recessive state. The filters and masks can be used to allow only particular messages to be loaded into the Receive registers. The masks can be set to all zeros to provide a mode that accepts all messages. The Loopback mode is activated by setting the Request Operation Mode bits in the CANCTRL register.

#### 10.5 Normal Mode

Normal mode is the standard operating mode of the MCP2515. In this mode, the device actively monitors all bus messages and generates Acknowledge bits, error frames, etc. This is also the only mode in which the MCP2515 will transmit messages over the CAN bus.

### REGISTER 10-1: CANCTRL: CAN CONTROL REGISTER (ADDRESS: XFh)

R/W-1	R/W-0	R/W-0	R/W-0	R/W-0	R/W-1	R/W-1	R/W-1
REQOP2	REQOP1	REQOP0	ABAT	OSM	CLKEN	CLKPRE1	CLKPRE0
bit 7					-		bit 0

Legend:					
R = Readable bit		W = Writable bit	U = Unimplemented bit,	read as '0'	
-n = Valu	-n = Value at POR '1' = Bit is set		'0' = Bit is cleared	x = Bit is unknown	
bit 7-5	000 = Sets 001 = Sets 010 = Sets 011 = Sets 100 = Sets	0]: Request Operation Mod s Normal Operation mode s Sleep mode s Loopback mode s Listen-Only mode s Configuration mode			
bit 4	ABAT: Abo 1 = Reque	ort All Pending Transmission ests abort of all pending tran nates request to abort all tra	s bit smit buffers	<b>Dn power-up</b> , <b>REQOP[2:0] =</b> b'100'	
bit 3	1 = Enable	-Shot Mode bit ed; messages will only atten ed; messages will reattemp			
bit 2	<ul> <li>CLKEN: CLKOUT Pin Enable bit</li> <li>1 = CLKOUT pin is enabled</li> <li>0 = CLKOUT pin is disabled (pin is in high-impedance state)</li> </ul>				
bit 1-0	<b>CLKPRE[1</b> 00 = F <sub>CLK0</sub> 01 = F <sub>CLK0</sub>	I:0]: CLKOUT Pin Prescaler <sub>DUT</sub> = System Clock/1 <sub>DUT</sub> = System Clock/2 <sub>DUT</sub> = System Clock/2			

 $10 = F_{CLKOUT} = System Clock/4$  $11 = F_{CLKOUT} = System Clock/8$ 

R-1	R-0	R-0	U-0	R-0	R-0	R-0	U-0	
OPMOD2	OPMOD1	OPMOD0	—	ICOD2	ICOD1	ICOD0		
bit 7	it 7							
Legend:								
R = Readable bit $W$ = Writable bit $U$ = Unimplemented bit, read as '0'								
-n = Value at I	POR	'1' = Bit is set		'0' = Bit is cle		x = Bit is unkno	own	
bit 7-5	OPMOD[2:0]	: Operation Mo	de bits					
		e is in Normal C		de				
		e is in Sleep mo						
		is in Loopback						
		e is in Listen-Or						
1.11. A		e is in Configura						
bit 4	-	ted: Read as '						
bit 3-1	ICOD[2:0]: In	terrupt Flag Co	de bits					
	000 = No inte							
	001 = Error ii	•						
	010 = Wake-up interrupt 011 = TXB0 interrupt							
	100 = TXB1 interrupt							
	101 = TXB2 interrupt							
	110 = RXB0 interrupt							
	111 = RXB1 interrupt							
bit 0	Unimplemen	ted: Read as '	)'					
	•							

# REGISTER 10-2: CANSTAT: CAN STATUS REGISTER (ADDRESS: XEh)

NOTES:

# 11.0 REGISTER MAP

The register map for the MCP2515 is shown in Table 11-1. Address locations for each register are determined by using the column (higher order four bits) and row (lower order four bits) values. The registers have been arranged to optimize the sequential

reading and writing of data. Some specific control and status registers allow individual bit modification using the SPI BIT MODIFY command. The registers that allow this command are shown as shaded locations in Table 11-1. A summary of the MCP2515 control registers is shown in Table 11-2.

Lower		Higher Order Address Bits							
Address Bits	0000 xxxx	0001 xxxx	0010 xxxx	0011 xxxx	0100 xxxx	0101 xxxx	0110 xxxx	0111 xxxx	
0000	RXF0SIDH	RXF3SIDH	RXM0SIDH	TXB0CTRL	TXB1CTRL	TXB2CTRL	RXB0CTRL	RXB1CTRL	
0001	RXF0SIDL	RXF3SIDL	RXM0SIDL	TXB0SIDH	TXB1SIDH	TXB2SIDH	RXB0SIDH	RXB1SIDH	
0010	RXF0EID8	RXF3EID8	RXM0EID8	TXB0SIDL	TXB1SIDL	TXB2SIDL	RXB0SIDL	RXB1SIDL	
0011	RXF0EID0	RXF3EID0	RXM0EID0	TXB0EID8	TXB1EID8	TXB2EID8	RXB0EID8	RXB1EID8	
0100	RXF1SIDH	RXF4SIDH	RXM1SIDH	TXB0EID0	TXB1EID0	TXB2EID0	RXB0EID0	RXB1EID0	
0101	RXF1SIDL	RXF4SIDL	RXM1SIDL	TXB0DLC	TXB1DLC	TXB2DLC	RXB0DLC	RXB1DLC	
0110	RXF1EID8	RXF4EID8	RXM1EID8	TXB0D0	TXB1D0	TXB2D0	RXB0D0	RXB1D0	
0111	RXF1EID0	RXF4EID0	RXM1EID0	TXB0D1	TXB1D1	TXB2D1	RXB0D1	RXB1D1	
1000	RXF2SIDH	RXF5SIDH	CNF3	TXB0D2	TXB1D2	TXB2D2	RXB0D2	RXB1D2	
1001	RXF2SIDL	RXF5SIDL	CNF2	TXB0D3	TXB1D3	TXB2D3	RXB0D3	RXB1D3	
1010	RXF2EID8	RXF5EID8	CNF1	TXB0D4	TXB1D4	TXB2D4	RXB0D4	RXB1D4	
1011	RXF2EID0	RXF5EID0	CANINTE	TXB0D5	TXB1D5	TXB2D5	RXB0D5	RXB1D5	
1100	BFPCTRL	TEC	CANINTF	TXB0D6	TXB1D6	TXB2D6	RXB0D6	RXB1D6	
1101	TXRTSCTRL	REC	EFLG	TXB0D7	TXB1D7	TXB2D7	RXB0D7	RXB1D7	
1110	CANSTAT	CANSTAT	CANSTAT	CANSTAT	CANSTAT	CANSTAT	CANSTAT	CANSTAT	
1111	CANCTRL	CANCTRL	CANCTRL	CANCTRL	CANCTRL	CANCTRL	CANCTRL	CANCTRL	

TABLE 11-1: CAN CONTROLLER REGISTER MAP

Note: Shaded register locations indicate that the user is allowed to manipulate individual bits using the BIT MODIFY command.

#### TABLE 11-2: CONTROL REGISTER SUMMARY

Register Name	Address (Hex)	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	POR/Reset Value
BFPCTRL	0C	_		B1BFS	B0BFS	B1BFE	B0BFE	B1BFM	B0BFM	00 0000
TXRTSCTRL	0D	—	—	B2RTS	B1RTS	B0RTS	B2RTSM	B1RTSM	B0RTSM	xx x000
CANSTAT	XE	OPMOD2	OPMOD1	OPMOD0	_	ICOD2	ICOD1	ICOD0	_	100- 000-
CANCTRL	XF	REQOP2	REQOP1	REQOP0	ABAT	OSM	CLKEN	CLKPRE1	CLKPRE0	1000 0111
TEC	1C			Tra	nsmit Error	Counter (TE	EC)			0000 0000
REC	1D			Re	ceive Error	Counter (RE	EC)			0000 0000
CNF3	28	SOF	WAKFIL	—	—	_	PHSEG22	PHSEG21	PHSEG20	00000
CNF2	29	BTLMODE	SAM	PHSEG12	PHSEG11	PHSEG10	PRSEG2	PRSEG1	PRSEG0	0000 0000
CNF1	2A	SJW1	SJW0	BRP5	BRP4	BRP3	BRP2	BRP1	BRP0	0000 0000
CANINTE	2B	MERRE	WAKIE	ERRIE	TX2IE	TX1IE	TX0IE	RX1IE	RX0IE	0000 0000
CANINTF	2C	MERRF	WAKIF	ERRIF	TX2IF	TX1IF	TX0IF	RX1IF	RX0IF	0000 0000
EFLG	2D	RX10VR	RX00VR	ТХВО	TXEP	RXEP	TXWAR	RXWAR	EWARN	0000 0000
TXB0CTRL	30	_	ABTF	MLOA	TXERR	TXREQ	_	TXP1	TXP0	-000 0-00
TXB1CTRL	40	_	ABTF	MLOA	TXERR	TXREQ	_	TXP1	TXP0	-000 0-00
TXB2CTRL	50	_	ABTF	MLOA	TXERR	TXREQ	_	TXP1	TXP0	-000 0-00
RXB0CTRL	60	_	RXM1	RXM0	_	RXRTR	BUKT	BUKT1	FILHIT0	-00- 0000
RXB1CTRL	70	—	RXM1	RXM0	—	RXRTR	FILHIT2	FILHIT1	FILHIT0	-00- 0000

NOTES:

# 12.0 SPI INTERFACE

# 12.1 Overview

The MCP2515 is designed to interface directly with the Serial Peripheral Interface (SPI) port available on many microcontrollers and supports Mode 0,0 and Mode 1,1. Commands and data are sent to the device via the SI pin, with data being clocked in on the rising edge of SCK. Data is driven out by the MCP2515 (on the SO line) on the falling edge of SCK. The CS pin must be held low while any operation is performed. Table 12-1 shows the instruction bytes for all operations. Refer to Figure 12-10 and Figure 12-11 for detailed input and output timing diagrams for both Mode 0,0 and Mode 1,1 operation.

Notes	The MCD2515 evenests the first bute offer
Note:	The MCP2515 expects the first byte after
	lowering $\overline{CS}$ to be the instruction/command
	byte. This implies that $\overline{CS}$ must be raised
	and then lowered again to invoke another
	command.

# 12.2 RESET Instruction

The RESET instruction can be used to reinitialize the internal registers of the MCP2515 and set the Configuration mode. This command provides the same functionality, via the SPI interface, as the  $\overline{\text{RESET}}$  pin.

The RESET instruction is a single byte instruction that requires selecting the device by pulling the  $\overline{CS}$  pin low, sending the instruction byte and then raising the  $\overline{CS}$  pin. It is highly recommended that the RESET command be sent (or the RESET pin be lowered) as part of the power-on initialization sequence.

# 12.3 READ Instruction

The READ instruction is started by lowering the  $\overline{CS}$  pin. The READ instruction is then sent to the MCP2515, followed by the 8-bit address (A7 through A0). Next, the data stored in the register at the selected address will be shifted out on the SO pin.

The internal Address Pointer is automatically incremented to the next address once each byte of data is shifted out. Therefore, it is possible to read the next consecutive register address by continuing to provide clock pulses. Any number of consecutive register locations can be read sequentially using this method. The READ operation is terminated by raising the  $\overline{\text{CS}}$  pin (Figure 12-2).

## 12.4 READ RX BUFFER Instruction

The READ RX BUFFER instruction (Figure 12-3) provides a means to quickly address a receive buffer for reading. This instruction reduces the SPI overhead by one byte, the address byte. The command byte actually has four possible values that determine the Address Pointer location. Once the command byte is sent, the controller clocks out the data at the address location, the same as the READ instruction (i.e., sequential reads are possible). This instruction further reduces the SPI overhead by automatically clearing the associated receive flag, RXnIF (CANINTF), when  $\overrightarrow{CS}$  is raised at the end of the command.

# 12.5 WRITE Instruction

The WRITE instruction is started by lowering the  $\overline{CS}$  pin. The WRITE instruction is then sent to the MCP2515, followed by the address and at least one byte of data.

It is possible to write to sequential registers by continuing to clock in data bytes as long as  $\overline{CS}$  is held low. Data will actually be written to the register on the rising edge of the SCK line for the D0 bit. If the  $\overline{CS}$  line is brought high before eight bits are loaded, the write will be aborted for that data byte and previous bytes in the command will have been written. Refer to the timing diagram in Figure 12-4 for a more detailed illustration of the byte write sequence.

# 12.6 LOAD TX BUFFER Instruction

The LOAD TX BUFFER instruction (Figure 12-5) eliminates the eight-bit address required by a normal WRITE command. The eight-bit instruction sets the Address Pointer to one of six addresses to quickly write to a transmit buffer that points to the "ID" or "data" address of any of the three transmit buffers.

# 12.7 Request-to-Send (RTS) Instruction

The RTS command can be used to initiate message transmission for one or more of the transmit buffers.

The MCP2515 is selected by lowering the  $\overline{CS}$  pin. The RTS command byte is then sent. As shown in Figure 12-6, the last 3 bits of this command indicate which transmit buffer(s) are enabled to send.

This command will set the TXREQ bit (TXBnCTRL[3]) for the respective buffer(s). Any or all of the last three bits can be set in a single command. If the RTS command is sent with nnn = 000, the command will be ignored.

## 12.8 READ STATUS Instruction

The READ STATUS instruction allows single instruction access to some of the often used status bits for message reception and transmission.

The MCP2515 is selected by lowering the  $\overline{\text{CS}}$  pin and the READ STATUS command byte, shown in Figure 12-8, is sent to the MCP2515. Once the command byte is sent, the MCP2515 will return eight bits of data that contain the status.

If additional clocks are sent after the first eight bits are transmitted, the MCP2515 will continue to output the status bits as long as the  $\overline{\text{CS}}$  pin is held low and clocks are provided on SCK.

Each status bit returned in this command may also be read by using the standard READ command with the appropriate register address.

## 12.9 RX STATUS Instruction

The RX STATUS instruction (Figure 12-9) is used to quickly determine which filter matched the message and message type (standard, extended, remote). After the command byte is sent, the controller will return 8 bits of data that contain the status data. If more clocks are sent after the eight bits are transmitted, the controller will continue to output the same status bits as long as the  $\overline{CS}$  pin stays low and clocks are provided.

## 12.10 BIT MODIFY Instruction

The BIT MODIFY instruction provides a means for setting or clearing individual bits in specific status and control registers. This command is not available for all registers. See **Section 11.0** "**Register Map**" to determine which registers allow the use of this command.


Note:	Executing the BIT MODIFY command on
	registers that are not bit-modifiable will
	force the mask to FFh. This will allow byte
	writes to the registers, not BIT MODIFY.

The part is selected by lowering the  $\overline{\text{CS}}$  pin and the BIT MODIFY command byte is then sent to the MCP2515. The command is followed by the address of the register, the mask byte and finally, the data byte.

The mask byte determines which bits in the register will be allowed to change. A '1' in the mask byte will allow a bit in the register to change, while a '0' will not.

The data byte determines what value the modified bits in the register will be changed to. A '1' in the data byte will set the bit and a '0' will clear the bit, provided that the mask for that bit is set to a '1' (see Figure 12-7).







Instruction Name	Instruction Format	Description		
RESET	1100 0000	Resets internal registers to the default state, sets Configuration mode.		
READ	0000 0011	Reads data from the register beginning at selected address.		
READ RX BUFFER	1001 OnmO	When reading a receive buffer, reduces the overhead of a normal READ command by placing the Address Pointer at one of four locations, as indicated by 'n,m'.		
		<b>Note:</b> The associated RX flag bit, RXnIF (CANINTF), will be cleared after bringing CS high.		
WRITE	0000 0010	Writes data to the register beginning at the selected address.		
LOAD TX BUFFER	0100 0abc	When loading a transmit buffer, reduces the overhead of a normal WRITE command by placing the Address Pointer at one of six locations, as indicated by 'a,b,c'.		
RTS (Message Request-to-Send)	1000 Onnn	Instructs controller to begin message transmission sequence for any of the transmit buffers. 1000 0nnn Request-to-Send for TXB2 Request-to-Send for TXB1		
READ STATUS	1010 0000	Quick polling command that reads several status bits for transmit and receive functions.		
RX STATUS	1011 0000	Quick polling command that indicates filter match and message type (standard, extended and/or remote) of received message.		
BIT MODIFY	0000 0101	Allows the user to set or clear individual bits in a particular register.		
		Note: Not all registers can be bit modified with this command. Executing this command on registers that are not bit modifiable will force the mask to FFh. See the register map in <b>Section 11.0 "Register Map</b> " for a list of the registers that apply.		

# TABLE 12-1:SPI INSTRUCTION SET













#### FIGURE 12-4: BYTE WRITE INSTRUCTION




















© 2003-2019 Microchip Technology Inc.






\*Buffer 0 has higher priority; therefore, RXB0 status is reflected in bits[4:0].









NOTES:

## **13.0 ELECTRICAL CHARACTERISTICS**

### 13.1 Absolute Maximum Ratings†

V <sub>DD</sub>	7.0V
All Inputs and Outputs w.r.t. V <sub>SS</sub>	
Storage Temperature	65°C to +150°C
Ambient Temperature with Power Applied	65°C to +125°C
Soldering Temperature of Leads (10 seconds)	+300°C

**† Notice:** Stresses above those listed under "Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

### TABLE 13-1: DC CHARACTERISTICS

DC Characteristics		V <sub>DD</sub> = 2.7V to 5.5V			rial (I): $T_{AMB} = -40^{\circ}C$ to $+85^{\circ}C$ led (E): $T_{AMB} = -40^{\circ}C$ to $+125^{\circ}C$	
Param. No.	Sym	Characteristic	Min	Мах	Units	Conditions
	V <sub>DD</sub>	Supply Voltage	2.7	5.5	V	
	V <sub>RET</sub>	Register Retention Voltage	2.4		V	
		High-Level Input Voltage				
	V <sub>IH</sub>	RXCAN Pin	2	V <sub>DD</sub> + 1	V	
		SCK, CS, SI, TXnRTS Pins	0.7 V <sub>DD</sub>	V <sub>DD</sub> + 1	V	
		OSC1 Pin	0.85 V <sub>DD</sub>	V <sub>DD</sub>	V	
		RESET Pin	0.85 V <sub>DD</sub>	V <sub>DD</sub>	V	
		Low-Level Input Voltage				
	VIL	RXCAN, TXnRTS Pins	-0.3	0.15 * V <sub>DD</sub>	V	
		SCK, $\overline{CS}$ , SI Pins	-0.3	0.4 * V <sub>DD</sub>	V	
		OSC1 Pin	V <sub>SS</sub>	0.3 * V <sub>DD</sub>	V	
		RESET Pin	V <sub>SS</sub>	0.15 * V <sub>DD</sub>	V	
		Low-Level Output Voltage				
	V <sub>OL</sub>	TXCAN Pin	_	0.6	V	I <sub>OL</sub> = +6.0 mA, V <sub>DD</sub> = 4.5V
		RXnBF Pin	_	0.6	V	$I_{OL} = +8.5 \text{ mA}, V_{DD} = 4.5 \text{V}$
		SO, CLKOUT Pins	_	0.6	V	$I_{OL} = +2.1 \text{ mA}, V_{DD} = 4.5 \text{V}$
		INT Pin	_	0.6	V	$I_{OL}$ = +1.6 mA, $V_{DD}$ = 4.5V
		High-Level Output Voltage			V	
	V <sub>OH</sub>	TXCAN, RXnBF Pins	V <sub>DD</sub> – 0.7		V	I <sub>OH</sub> = -3.0 mA, V <sub>DD</sub> = 4.5V
		SO, CLKOUT Pins	V <sub>DD</sub> – 0.5		V	$I_{OH} = -400 \ \mu A, V_{DD} = 4.5V$
		INT Pin	$V_{DD} - 0.7$	_	V	I <sub>OH</sub> = -1.0 mA, V <sub>DD</sub> = 4.5V
		Input Leakage Current				
	ILI	All I/Os except OSC1 and TXnRTS Pins	-1	+1	μA	$\overline{CS} = \overline{RESET} = V_{DD},$ $V_{IN} = V_{SS}$ to $V_{DD}$
		OSC1 Pin	-5	+5	μA	
	C <sub>INT</sub>	Internal Capacitance (all inputs and outputs)	_	7	pF	$T_{AMB} = +25^{\circ}C, f_{C} = 1.0 \text{ MHz},$ $V_{DD} = 0V \text{ (Note 1)}$
	I <sub>DD</sub>	Operating Current	—	10	mA	$V_{DD}$ = 5.5V, $F_{OSC}$ = 25 MHz, $F_{CLK}$ = 1 MHz, SO = Open
	I <sub>DDS</sub>	Standby Current (Sleep mode)	_	5	μA	$\overline{\text{CS}}$ , $\overline{\text{TXnRTS}}$ = V <sub>DD</sub> , inputs tied to V <sub>DD</sub> or V <sub>SS</sub> , -40°C TO +85°C
			_	8	μA	$\overline{CS}$ , $\overline{TXnRTS} = V_{DD}$ , inputs tied to $V_{DD}$ or $V_{SS}$ , -40°C to +125°

Note	1:	This parameter is periodically sampled and not 100% tested.
------	----	---

Oscillator Timing Characteristics <sup>(1)</sup>			V <sub>DD</sub> = 2.7V to 5.5V		Industrial (I): $T_{AMB} = -40^{\circ}C$ to $+85^{\circ}C$ Extended (E): $T_{AMB} = -40^{\circ}C$ to $+125^{\circ}C$	
Param. No.	Sym Characteristic		Min	Мах	Units	Conditions
	F <sub>OSC</sub>	Clock In Frequency	1 1	40 25	MHz MHz	V <sub>DD</sub> = 4.5V to 5.5V V <sub>DD</sub> = 2.7V to 5.5V
	T <sub>OSC</sub>	Clock In Period	25 40	1000 1000	ns ns	V <sub>DD</sub> = 4.5V to 5.5V V <sub>DD</sub> = 2.7V to 5.5V
	T <sub>DUTY</sub>	Duty Cycle (external clock input)	0.45	0.55	-	T <sub>OSH</sub> /(T <sub>OSH</sub> + T <sub>OSL</sub> )

### TABLE 13-2: OSCILLATOR TIMING CHARACTERISTICS

**Note 1:** This parameter is periodically sampled and not 100% tested.

#### TABLE 13-3: CAN INTERFACE AC CHARACTERISTICS

CAN Interface AC Characteristics		V <sub>DD</sub> = 2.7V to 5.5V		Industr Extende	ial (I): $T_{AMB} = -40^{\circ}C$ to $+85^{\circ}C$ ed (E): $T_{AMB} = -40^{\circ}C$ to $+125^{\circ}C$	
Param. No.	Sym	Characteristic	Min	Мах	Units	Conditions
	TWF	Wake-up Noise Filter	100		ns	

### TABLE 13-4: RESET AC CHARACTERISTICS

Reset AC Characteristics		V <sub>DD</sub> = 2.7V to 5.5V		Industr Extende	ial (I): $T_{AMB} = -40^{\circ}C$ to $+85^{\circ}C$ ed (E): $T_{AMB} = -40^{\circ}C$ to $+125^{\circ}C$	
Param. No.	Sym	Characteristic	Min	Мах	Units	Conditions
	t <sub>RL</sub>	RESET Pin Low Time	2		μs	


### TABLE 13-5: CLKOUT PIN AC CHARACTERISTICS

CLKOUT Pin AC/DC Characteristics			V <sub>DD</sub> =	2.7V to 5.5V	Industrial (I): $T_{AMB} = -40^{\circ}C$ to $+85^{\circ}C$ Extended (E): $T_{AMB} = -40^{\circ}C$ to $+125^{\circ}C$		
Param. No.	Sym	Characteristic	Min	Мах	Units	Conditions	
	t <sub>hCLKOUT</sub>	CLKOUT Pin High Time	15		ns	T <sub>OSC</sub> = 40 ns (Note 1)	
	t <sub>ICLKOUT</sub>	CLKOUT Pin Low Time	15	—	ns	T <sub>OSC</sub> = 40 ns (Note 1)	
	t <sub>rCLKOUT</sub>	CLKOUT Pin Rise Time	_	5	ns	Measured from 0.3 V <sub>DD</sub> to 0.7 V <sub>DD</sub> <b>(Note 1)</b>	
	t <sub>fCLKOUT</sub>	CLKOUT Pin Fall Time	_	5	ns	Measured from 0.7 V <sub>DD</sub> to 0.3 V <sub>DD</sub> (Note 1)	
	t <sub>dCLKOUT</sub>	CLKOUT Propagation Delay	_	100	ns	(Note 1)	
15	t <sub>hSOF</sub>	Start-of-Frame High Time	_	2 T <sub>OSC</sub>	ns	(Note 1)	
16	t <sub>dSOF</sub>	Start-of-Frame Propagation Delay		2 T <sub>OSC</sub> + 0.5 T <sub>Q</sub>	ns	Measured from CAN bit sample point; device is a receiver, BRP[5:0] (CNF1[5:0]) = 0 (Note 2)	

Note 1: All CLKOUT mode functionality and output frequency are tested at device frequency limits; however, the CLKOUT prescaler is set to divide by one. This parameter is periodically sampled and not 100% tested.

2: Design guidance only, not tested.

### FIGURE 13-1: START-OF-FRAME PIN AC CHARACTERISTICS



SPI Interface AC Characteristics			V <sub>DD</sub> = 2.7V to 5.5V		Industrial (I): $T_{AMB} = -40^{\circ}C$ to +85° Extended (E): $T_{AMB} = -40^{\circ}C$ to +125		
Param. No.	Sym	Characteristic	Min	Мах	Units	Conditions	
	F <sub>CLK</sub>	Clock Frequency		10	MHz		
1	T <sub>CSS</sub>	CS Setup Time	50		ns		
2	T <sub>CSH</sub>	CS Hold Time	50		ns		
3	T <sub>CSD</sub>	CS Disable Time	50		ns		
4	Τ <sub>SU</sub>	Data Setup Time	10		ns		
5	T <sub>HD</sub>	Data Hold Time	10		ns		
6	T <sub>R</sub>	Clock Rise Time	—	2	μs	(Note 1)	
7	Τ <sub>F</sub>	Clock Fall Time		2	μs	(Note 1)	
8	T <sub>HI</sub>	Clock High Time	45	_	ns		
9	T <sub>LO</sub>	Clock Low Time	45		ns		
10	T <sub>CLD</sub>	Clock Delay Time	50		ns		
11	T <sub>CLE</sub>	Clock Enable Time	50	_	ns		
12	T <sub>V</sub>	Output Valid from Clock Low		45	ns		
13	Т <sub>НО</sub>	Output Hold Time	0		ns		
14	T <sub>DIS</sub>	Output Disable Time		100	ns		


Note 1: This parameter is not 100% tested.

NOTES:

### 14.0 PACKAGING INFORMATION

### 14.1 Package Marking Information

18-Lead PDIP (300 mil)






20-Lead QFN (4x4x0.9 mm)




Example: MCP2515-I/Pe3 1850256  $\mathbf{w}$ 5 ᇅ Чг Example: MCP2515-E/ SO(e3) 1850256

Example:




Example:



Legend	: XXX Y YY WW NNN @3 *	Customer-specific information Year code (last digit of calendar year) Year code (last 2 digits of calendar year) Week code (week of January 1 is week '01') Alphanumeric traceability code Pb-free JEDEC designator for Matte Tin (Sn) This package is Pb-free. The Pb-free JEDEC designator (€3) can be found on the outer packaging for this package.
Note:	be carrie	nt the full Microchip part number cannot be marked on one line, it will d over to the next line, thus limiting the number of available s for customer-specific information.

### 18-Lead Plastic Dual In-Line (P) – 300 mil Body [PDIP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units			
	Dimension Limits	MIN	NOM	MAX
Number of Pins	N		18	
Pitch	e		.100 BSC	
Top to Seating Plane	А	-	-	.210
Molded Package Thickness	A2	.115	.130	.195
Base to Seating Plane	A1	.015	-	-
Shoulder to Shoulder Width	E	.300	.310	.325
Molded Package Width	E1	.240	.250	.280
Overall Length	D	.880	.900	.920
Tip to Seating Plane	L	.115	.130	.150
Lead Thickness	С	.008	.010	.014
Upper Lead Width	b1	.045	.060	.070
Lower Lead Width	b	.014	.018	.022
Overall Row Spacing §	eB	-	-	.430

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. § Significant Characteristic.


3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" per side.

Dimensioning and tolerancing per ASME Y14.5M.
 BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-007B

### 18-Lead Plastic Small Outline (SO) - Wide, 7.50 mm Body [SOIC]


**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging




Microchip Technology Drawing C04-051C Sheet 1 of 2

### 18-Lead Plastic Small Outline (SO) - Wide, 7.50 mm Body [SOIC]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging





VIEW C

	MILLIMETERS				
Dimension Lir	nits	MIN	NOM	MAX	
Number of Pins	N	18			
Pitch	е		1.27 BSC		
Overall Height	А	-	-	2.65	
Molded Package Thickness	A2	2.05	-	-	
Standoff §	A1	0.10	-	0.30	
Overall Width	E		10.30 BSC		
Molded Package Width	E1		7.50 BSC		
Overall Length	D		11.55 BSC		
Chamfer (Optional)	h	0.25	-	0.75	
Foot Length	L	0.40	-	1.27	
Footprint	L1		1.40 REF		
Lead Angle	Θ	0°	-	-	
Foot Angle	φ	0°	-	8°	
Lead Thickness	С	0.20 - 0.33			
Lead Width	b	0.31	-	0.51	
Mold Draft Angle Top	α	5°	-	15°	
Mold Draft Angle Bottom	β	5°	-	15°	

#### Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. § Significant Characteristic
- 3. Dimension D does not include mold flash, protrusions or gate burrs, which shall not exceed 0.15 mm per end. Dimension E1 does not include interlead flash or protrusion, which shall not exceed 0.25 mm per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M
  - BSC: Basic Dimension. Theoretically exact value shown without tolerances.


REF: Reference Dimension, usually without tolerance, for information purposes only.

5. Datums A & B to be determined at Datum H.

Microchip Technology Drawing No. C04-051C Sheet 2 of 2

18-Lead Plastic Small Outline (SO) - Wide, 7.50 mm Body [SOIC]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



### RECOMMENDED LAND PATTERN

	Units	MILLIMETERS		
Dimension	Dimension Limits		NOM	MAX
Contact Pitch	E	1.27 BSC		
Contact Pad Spacing	С		9.40	
Contact Pad Width	Х			0.60
Contact Pad Length	Y			2.00
Distance Between Pads	Gx	0.67		
Distance Between Pads	G	7.40		

Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.


Microchip Technology Drawing No. C04-2051A

### 20-Lead Plastic Thin Shrink Small Outline (ST) - 4.4 mm Body [TSSOP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging








Microchip Technology Drawing C04-088C Sheet 1 of 2

### 20-Lead Plastic Thin Shrink Small Outline (ST) - 4.4 mm Body [TSSOP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



### DETAIL B

	MILLIMETERS				
Dimension	Limits	MIN	NOM	MAX	
Number of Pins	Ν		20		
Pitch	е		0.65 BSC		
Overall Height	Α	-	-	1.20	
Molded Package Thickness	A2	0.80	1.00	1.05	
Standoff	A1	0.05	-	0.15	
Overall Width	Е	6.40 BSC			
Molded Package Width	E1	4.30	4.40	4.50	
Molded Package Length	D	6.40	6.50	6.60	
Foot Length	L	0.45	0.60	0.75	
Footprint	L1	1.00 REF			
Foot Angle	Θ	0°	-	8°	
Lead Width	b	0.19	-	0.30	
Lead Thickness	С	0.09	-	0.20	
Bend Radius	R1	0.09	-	-	
Bend Radius	R2	0.09	-	-	

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15mm per side.


3. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances. REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-088C Sheet 2 of 2

### 20-Lead Plastic Thin Shrink Small Outline (ST) - 4.4 mm Body [TSSOP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units			MILLIMETERS			
Dimensi	Dimension Limits		NOM	MAX			
Contact Pitch	E	0.65 BSC					
Contact Pad Spacing	С		5.90				
Contact Pad Width (X20)	X1			0.45			
Contact Pad Length (X20)	Y1			1.45			
Distance Between Pads	G	0.20					

Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2088A

### 20-Lead Plastic Quad Flat, No Lead Package (ML) – 4x4x0.9 mm Body [QFN]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units	MILLIMETERS			
	Dimension Limits			MAX	
Number of Pins	N	20			
Pitch	е		0.50 BSC		
Overall Height	А	0.80 0.90 1.00			
Standoff	A1	0.00 0.02 0.05			
Contact Thickness	A3	0.20 REF			
Overall Width	E	4.00 BSC			
Exposed Pad Width	E2	2.60 2.70 2.80			
Overall Length	D	4.00 BSC			
Exposed Pad Length	D2	2.60 2.70 2.80			
Contact Width	b	0.18 0.25 0.30			
Contact Length	L	0.30 0.40 0.50			
Contact-to-Exposed Pad	K	0.20 – –			

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Package is saw singulated.


3. Dimensioning and tolerancing per ASME Y14.5M.


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-126B

# 20-Lead Plastic Quad Flat, No Lead Package (ML) - 4x4 mm Body [QFN] With 0.40 mm Contact Length





	MILLIMETERS			
Dimension Limits		MIN	NOM	MAX
Contact Pitch	Е	0.50 BSC		
Optional Center Pad Width	W2			2.50
Optional Center Pad Length	T2			2.50
Contact Pad Spacing	C1		3.93	
Contact Pad Spacing	C2		3.93	
Contact Pad Width	X1			0.30
Contact Pad Length	Y1			0.73
Distance Between Pads	G	0.20		

#### Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2126A

### APPENDIX A: REVISION HISTORY

### Revision J (January 2019)

The following is the list of modifications:

- 1. Added Exposed Thermal Pad description to Table 1-1.
- 2. Updated Section 8.1 "Oscillator Start-up Timer".
- 3. Updated Register 10-1.
- 4. Updated Table 11-2.
- 5. Updated Table 13-1 in Section 13.0 "Electrical Characteristics".
- 6. Updated the Product Identification System section.

### **Revision H (November 2016)**

The following is the list of modifications:

- 1. Updated the voltage range, which was widened to 2.7V to 5.5V for the E temperature device. There are two parameters that differ between the I and E temperature devices:  $I_{DDS}$  and  $F_{OSC}$  ( $T_{OSC}$ ).
- 2. Specified that the usage of the RXM[1:0] bit settings, '01' and '10' in the RXBnCTRL registers is not recommended.

### **Revision G (August 2012)**

The following is the list of modifications:

1. Updated content in Register 4-1, Register 4-12, Register 4-13, Register 4-16, Register 4-17.

### **Revision F (October 2010)**

The following is the list of modifications:

- 1. Added 20-lead QFN package (4x4) and related information.
- 2. Updated Table 1-1.
- 3. Updated the Product Identification System section.

### **Revision E (November 2007)**

- · Removed preliminary watermark.
- · Updated templates.
- Updated register information.
- · Updated package outline drawings.

### **Revision D (April 2005)**

- Added Table 8-1 and Table 8-2 in Section 8.0 "Oscillator". Added note box following tables.
- Changed address bits in column heading in Table 11-1, Section 11.0 "Register Map".

- Modified Section 14.0 "Packaging Information" to reflect pb free device markings.
- Appendix A Revision History: Rearranged order of importance.

### **Revision C (November 2004)**

- · Section 9.0 "Reset" added.
- Heading 12.1: added notebox. Heading 12.6: Changed verbiage within paragraph in **Section 12.0 "SPI Interface"**.
- Added Appendix A: Revision History.

### **Revision B (September 2003)**

- Front page bullet: Standby current (typical) (Sleep mode) changed from 10 µA to 1 µA.
- Added notebox for maximum frequency on CLKOUT in Section 8.2 "CLKOUT Pin".
- Section 12.0 "SPI Interface", Table 12-1:
  - Changed supply voltage minimum to 2.7V.
  - Internal Capacitance: Changed  $\mathsf{V}_{\mathsf{D}\mathsf{D}}$  condition to 0V.
  - Standby Current (Sleep mode): Split specification into -40°C to +85°C and -40°C to +125°C.

### Revision A (May 2003)

Original Release of this Document.

NOTES:

### **PRODUCT IDENTIFICATION SYSTEM**

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

PART NO.	[X] <sup>(1)</sup>	- <u>x</u>	<u>/XX</u>	Ex	Examples:		
	e and Reel	Temperature	Package	a)	MCP2515-E/P:	Extended Temperature, 18-Lead PDIP package.	
Option		Range	Range		MCP2515-I/P:	Industrial Temperature, 18-Lead PDIP package.	
Device: MCP251		CP2515: CAN Controller with SPI Interface CP2515T: CAN Controller with SPI Interface	c)	MCP2515-E/SO:	Extended Temperature, 18-Lead SOIC package.		
	WOI 20101.	(Tape and Reel)		d)	MCP2515-I/SO:	Industrial Temperature, 18-Lead SOIC package.	
Tape and Reel Option:	T = Tap	be and Reel <sup>(1)</sup>		e)	MCP2515T-I/SO:	Tape and Reel, Industrial Temperature, 18-Lead SOIC package.	
Temperature	I = -40	°C to +85°C (Ind	ustrial)	f)	MCP2515-I/ST:	Industrial Temperature, 20-Lead TSSOP package.	
Range:	E = -40	)°C to +125°C (E>	ktended)	g)	MCP2515T-I/ST:	Tape and Reel, Industrial Temperature, 20-Lead TSSOP package.	
Package:	SO = Pla	astic DIP (300 mil astic SOIC (7.50 r astic TSSOP (4 4	Body), 18-Lead mm Body), 18-Lead mm Body), 20-Lead	h)	MCP2515-E/ML:	Extended Temperature, 20-Lead QFN package.	
	ML = Pla	astic QFN, (4x4x0	).9 mm Body), 20-Lead	i)	MCP2515T-E/ML:	Tape and Reel, Extended Temperature, 20-Lead QFN package.	
				j)	MCP2515-I/ML:	Industrial Temperature, 20-Lead QFN package.	
				k)	MCP2515T-I/ML:	Tape and Reel, Industrial Temperature, 20-Lead QFN package.	
					appears descript ordering on the your M package	and Reel identifier only is in the catalog part number ion. This identifier is used for purposes and is not printed device package. Check with dicrochip Sales Office for e availability with the Tape el option.	

NOTES:

#### Note the following details of the code protection feature on Microchip devices:

- · Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.

# QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV = ISO/TS 16949=

#### Trademarks

The Microchip name and logo, the Microchip logo, AnyRate, AVR, AVR logo, AVR Freaks, BitCloud, chipKIT, chipKIT logo, CryptoMemory, CryptoRF, dsPIC, FlashFlex, flexPWR, Heldo, JukeBlox, KeeLoq, Kleer, LANCheck, LINK MD, maXStylus, maXTouch, MediaLB, megaAVR, MOST, MOST logo, MPLAB, OptoLyzer, PIC, picoPower, PICSTART, PIC32 logo, Prochip Designer, QTouch, SAM-BA, SpyNIC, SST, SST Logo, SuperFlash, tinyAVR, UNI/O, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

ClockWorks, The Embedded Control Solutions Company, EtherSynch, Hyper Speed Control, HyperLight Load, IntelliMOS, mTouch, Precision Edge, and Quiet-Wire are registered trademarks of Microchip Technology Incorporated in the U.S.A. Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, BodyCom, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, EtherGREEN, In-Circuit Serial Programming, ICSP, INICnet, Inter-Chip Connectivity, JitterBlocker, KleerNet, KleerNet logo, memBrain, Mindi, MiWi, motorBench, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM, net, PICkit, PICtail, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, SAM-ICE, Serial Quad I/O, SMART-I.S., SQI, SuperSwitcher, SuperSwitcher II, Total Endurance, TSHARC, USBCheck, VariSense, ViewSpan, WiperLock, Wireless DNA, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

Silicon Storage Technology is a registered trademark of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2019, Microchip Technology Incorporated, All Rights Reserved. ISBN: 978-1-5224-4085-7



# Worldwide Sales and Service

#### **AMERICAS**

**Corporate Office** 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: http://www.microchip.com/ support

Web Address: www.microchip.com

Atlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Austin, TX Tel: 512-257-3370

**Boston** Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075

Dallas Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit Novi, MI Tel: 248-848-4000

Houston, TX Tel: 281-894-5983

Indianapolis Noblesville, IN Tel: 317-773-8323 Fax: 317-773-5453 Tel: 317-536-2380

Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608 Tel: 951-273-7800

Raleigh, NC Tel: 919-844-7510

New York NY Tel: 631-435-6000

San Jose, CA Tel: 408-735-9110 Tel: 408-436-4270

Canada - Toronto Tel: 905-695-1980 Fax: 905-695-2078

#### ASIA/PACIFIC

Australia - Sydney Tel: 61-2-9868-6733

China - Beijing Tel: 86-10-8569-7000 China - Chengdu

Tel: 86-28-8665-5511 China - Chongqing Tel: 86-23-8980-9588

China - Dongguan Tel: 86-769-8702-9880

China - Guangzhou Tel: 86-20-8755-8029

China - Hangzhou Tel: 86-571-8792-8115

China - Hong Kong SAR Tel: 852-2943-5100

China - Nanjing Tel: 86-25-8473-2460

China - Qingdao Tel: 86-532-8502-7355

China - Shanghai Tel: 86-21-3326-8000

China - Shenyang Tel: 86-24-2334-2829

China - Shenzhen Tel: 86-755-8864-2200

China - Suzhou Tel: 86-186-6233-1526

China - Wuhan Tel: 86-27-5980-5300

China - Xian Tel: 86-29-8833-7252

China - Xiamen Tel: 86-592-2388138

Tel: 86-756-3210040

### ASIA/PACIFIC

India - Bangalore Tel: 91-80-3090-4444

India - New Delhi Tel: 91-11-4160-8631 India - Pune

Tel: 91-20-4121-0141

Tel: 82-53-744-4301

Tel: 82-2-554-7200

Malaysia - Kuala Lumpur Tel: 60-3-7651-7906

Tel: 60-4-227-8870

Tel: 63-2-634-9065

Tel: 65-6334-8870

Taiwan - Hsin Chu

Taiwan - Kaohsiung

Thailand - Bangkok

Vietnam - Ho Chi Minh Tel: 84-28-5448-2100

Tel: 31-416-690399 Fax: 31-416-690340

**EUROPE** 

Austria - Wels

Tel: 43-7242-2244-39

Tel: 45-4450-2828

Fax: 45-4485-2829

Tel: 358-9-4520-820

Tel: 33-1-69-53-63-20

Fax: 33-1-69-30-90-79

**Germany - Garching** 

Tel: 49-2129-3766400

Germany - Heilbronn

Germany - Karlsruhe

Tel: 49-721-625370

Germany - Munich

Tel: 49-89-627-144-0

Fax: 49-89-627-144-44

Germany - Rosenheim

Tel: 49-8031-354-560

Israel - Ra'anana

Italy - Milan

Italy - Padova

Tel: 972-9-744-7705

Tel: 39-0331-742611

Fax: 39-0331-466781

Tel: 39-049-7625286

**Netherlands - Drunen** 

Tel: 49-7131-67-3636

Tel: 49-8931-9700

Germany - Haan

Finland - Espoo

France - Paris

Fax: 43-7242-2244-393

**Denmark - Copenhagen** 

Norway - Trondheim Tel: 47-7288-4388

Poland - Warsaw Tel: 48-22-3325737

**Romania - Bucharest** Tel: 40-21-407-87-50

Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

Sweden - Gothenberg Tel: 46-31-704-60-40

Sweden - Stockholm Tel: 46-8-5090-4654

**UK - Wokingham** Tel: 44-118-921-5800 Fax: 44-118-921-5820

Japan - Osaka Tel: 81-6-6152-7160

Japan - Tokyo Tel: 81-3-6880- 3770 Korea - Daegu

Korea - Seoul

Malaysia - Penang

Philippines - Manila

Singapore

Tel: 886-3-577-8366

Tel: 886-7-213-7830

Taiwan - Taipei Tel: 886-2-2508-8600

Tel: 66-2-694-1351

China - Zhuhai