

Getting started with the X-NUCLEO-DRP1M1 USB Type-C™ Power Delivery dual role port expansion board based on TCPP03-M20 for STM32 Nucleo

Introduction

The X-NUCLEO-DRP1M1 expansion board allows evaluating the features of [TCPP03-M20](#) and the USB Type-C™ features and protections required for V_{BUS} and CC lines suitable for dual role power (DRP) applications.


The expansion board can be stacked on top of any STM32 Nucleo-64 with Power Delivery (UCPD) peripheral embedded in their microcontrollers.

The X-NUCLEO-DRP1M1 effectively demonstrates the dead battery and Sink operation, thanks to the integrated [ST715PU33R](#) LDO linear regulator that supplies the connected [STM32 Nucleo](#) development board. It also demonstrates USB Type-C™ Source operation when a compatible external Source is connected to the board. Moreover, the expansion board allows Dual Role Data functionalities for sourcing devices.

The X-NUCLEO-DRP1M1 is compliant with the USB Type-C™ and Power Delivery specifications 3.1 standard power range (SPR) and is USB-IF certified as a 100 W DRP solution supporting programmable power supply (PPS).

The companion software package ([X-CUBE-TCPP](#)) contains the application examples for development boards embedding UCPD-based microcontrollers ([NUCLEO-G071RB](#) and [NUCLEO-G474RE](#)) that can be ported to other development boards embedding UCPD-based microcontrollers (for example, [NUCLEO-G0B1RE](#)).

Figure 1. X-NUCLEO-DRP1M1 expansion board



1 Getting started

1.1 Overview

The **X-NUCLEO-DRP1M1** expansion board features:

- Support for all USB Type-C™ Power Delivery SPR profiles up to 100 W
- Management of Dual Role Data/Power configuration
- USB 2.0 Dual Role Data compliant according to STM32 USB data capability
- 8/20 μ s surge, overvoltage, overcurrent protection and discharge for V_{BUS}
- Short to V_{BUS} protection for CC1 and CC2 configuration channel pins
- ESD protection (IEC61000-4-2 level 4 \pm 8 kV contact discharge) for CC1, CC2, D+ and D-
- Overvoltage, overcurrent protection and discharge for V_{CONN}
- Common mode filter on D+/D- data lines
- Three power modes to optimize current consumption
- Compliant with Programmable Power Supplies (PPS)
- Free comprehensive development firmware library
- Compliant with STM32 Nucleo-64 boards featuring an STM32 with UCPD
- USB-IF certified (test ID certification: 6408)

The **X-NUCLEO-DRP1M1** interfaces three main blocks for USB Type-C™ Power Delivery dual role port (DRP):

- Type-C™ connector
- the power delivery controller embedded into the STM32 (UCPD) on the [STM32 Nucleo](#) development board and
- the power management

It also provides USB 2.0 data line interface connection to the STM32 on the [STM32 Nucleo](#) development board.

The bill of materials has been optimized without compromising the protection:

- V_{BUS} line: overvoltage, overcurrent and surge protections
- CC lines: overvoltage, overcurrent and ESD protections
- Data lines: ESD protection and EMI filtering

The embedded [TCPP03-M20](#) features comply with the Power Delivery protocol:


- CC lines switch matrix for V_{CONN}
- V_{BUS} discharge
- V_{CONN} discharge

Fault mode report and three optimized power modes are also available.

All these features are managed through I²C communication.

V_{BUS} current analog readout is also possible with STM32 ADC connected to the [TCPP03-M20](#) differential amplifier output.

Figure 2. X-NUCLEO-DRP1M1 board on top of STM32 Nucleo development board block diagram (full lines identify Type-C™ connector connections/dotted lines identify internal connections)



1.2 Hardware architecture

The X-NUCLEO-DRP1M1 expansion board can be used with any STM32 Nucleo-64 development board embedding the UCPD peripheral (mainly NUCLEO-G071RB, NUCLEO-G474RE and NUCLEO-G0B1RE). The expansion board must be plugged on the matching pins of the development board CN7 and CN10 ST morpho connectors.

When plugged onto an STM32 Nucleo development board, the expansion board can be supplied in two different ways:

- through the STM32 Nucleo ST-LINK supply using the development board internal LDO
- by the V_{BUS} provided when a Source is plugged into the CN1 USB Type-C™ connector and thanks to the integrated ST715PU33R LDO linear regulator (U2) that supplies the entire system, which supports Dead Battery operation mode and source powered mode.

Figure 3. X-NUCLEO-DRP1M1 main functional blocks (top view)

- 1-2. Morpho connectors
- 3-6. Arduino connectors
7. Type-C™ connector
8. Provider path screw connector plus LED
9. Consumer path screw connector plus LED
10. 3.3 V LED
11. Jumpers for self-powering (LDO out plus NRST)
12. TCPP03-M20 - USB-C DRP protection
13. ECMF02-2AMX6 - common mode filter plus ESD protection
14. ESDA25P35-1U1M - TVS diode






Figure 4. X-NUCLEO-DRP1M1 main functional blocks (bottom view)

1. Morpho connector
2. Morpho connector
3. OVP threshold solder bridges (R0, SH2, SH3, SH4, SH5)
4. ST715PU33R high input voltage LDO linear regulator (U2)
5. STL40DN3LLH5 dual N-channel 30 V, 0.016 Ohm, 11 A STripFET H5 Power MOSFET (Q1 and Q2)
6. Current sense shunt resistor



1.3 Type-C™ connector

The USB Type-C™ receptacle (CN1) gathers the V_{BUS} path and the main connections, such as CC lines and USB 2.0 data lines (DP, DM), before dispatching data to the main functional blocks.

Figure 5. Type-C™ receptacle (CN1) and ESDA25P35-1U1M TVS diode (D1)



An **ESDA25P35-1U1M** TVS diode (D1) has been integrated to protect the V_{BUS} power line and, consequently, the entire system against electrical over-stress (EOS) when a Source/Sink is connected through the USB-C cable. 330 pF C1 and C2 capacitors and 2.2 μ F C13 capacitor are required by the USB Power Delivery standard. C13 capacitor also ensures a good system robustness.

1.4 USB 2.0 data path and configuration settings

The **X-NUCLEO-DRP1M1** expansion board allows **STM32 Nucleo** development boards that feature a USB2.0 peripheral to expose the D+/D- lines on the Type-C™ receptacle (CN1).

Most STM32 Nucleo-64 development boards feature this functionality on the ST morpho connector CN10-12 and CN10-14 pins, whereas **NUCLEO-L412RB-P**, **NUCLEO-L433RC-P**, **NUCLEO-L452RE-P** and **NUCLEO-L476RG** boards map USB2.0 data pins on CN10-33 and CN10-17 pins.


Two couples of resistances has been implemented and connected to the **ECMF02-2AMX6** (U3) USB2.0 data lines protection to extend the use of this peripheral to all STM32 Nucleo-64 development boards.

Figure 6. USB2.0 data lines protection ECMF02-2AMX6 (U3) and resistor setup


By default, the X-NUCLEO-DRP1M1 mounts R19 and R20 resistors fitted to guarantee USB2.0 compatibility to all the main microcontroller families, but, for the L4 family (NUCLEO-L412RB-P, NUCLEO-L433RC-P, NUCLEO-L452RE-P and NUCLEO-L476RG) only, they must be removed and replaced by SH11 and SH13 solder bridges.

1.5 ST morpho and Arduino V3 connectors

The figure below shows the X-NUCLEO-DRP1M1 expansion board ST morpho and Arduino UNO V3 connectors, detailing the main connections, functions, and configuration settings.

Figure 7. ST morpho and Arduino V3 connectors


CC lines are connected to the UCPD connection of the ST morpho connectors (CN7, CN10). Two configurations are possible according to the ST morpho connectors on the STM32 Nucleo development board. To limit pin count on the STM32, unused lines can be disconnected by removing R26/R25 or R24/R27.

TCP03-M20 (U1) FLGN pin corresponds to an STM32 wake-up pin to optimize power consumption when no Type-C™ cable is connected. TCP03-M20 OFF/hibernate/low power modes can be used with STM32 sleeping modes. STM32 is then woken up when a voltage is present on V_{BUS} thanks to the FLGN pin.

TCP03-M20 ENABLE pin is managed by an STM32 GPIO. Consumption is almost null in hibernate mode (only the I²C interface dynamic current consumption occurs when using the I²C bus).

1.6 I²C bus

An I²C communication is implemented between the **STM32 Nucleo** development board master port and the **TCPP03-M20** (U1) slave port through SCL and SDA pins.

TCPP03-M20 I²C default address is 0x68. It can be changed to 0x6A by closing SH16 solder bridge and unsoldering R28; level high is then connected to **TCPP03-M20** I2C_ADD pin.

I²C pull-up 1 k Ω resistors (R11 and R12) are present on the **X-NUCLEO-DRP1M1**.


1.7 Voltage/current analog sense connection to STM32 ADC

The **X-NUCLEO-DRP1M1** features three voltage senses connected to the STM32 ADC:

- ADC_VBUSc: measures voltage on V_{BUS}; it is mandatory to ensure system operation (as example, for vSafe0V measurement)
- ADC_Prov: for information on the provider path voltage
- ADC_Cons: for information on the consumer path voltage

Voltage dividers (ratio 6) are compatible with 24 V DC voltages.

Figure 8. V_{BUS} voltage sense for STM32 ADC




The **X-NUCLEO-DRP1M1** implements the analog current sense output of **TCPP03-M20** (U1, IANA pin) and connects it to the STM32 ADC (ADC_Isense).

The **TCPP03-M20** has an internal differential amplifier (42 V/V) which measures the current flowing through R5 (7 m Ω). As the current measurement is bi-directional, it is functional for both Source and Sink.

Capacitor footprints (C9, C10, C11 and C12) have been added for potential filtering on analog senses.

1.8 Consumer and provider path

Consumer and provider path can be connected to V_{BUS} thanks to two dual **STL40DN3LLH5** N-MOSFETs (Q1 and Q2) controlled by **TCPP03-M20** gate drivers (U1- GDCs, GDCg, GDPs, and GDPg pins).

Figure 9. Consumer and provider path


When **TCPP03-M20** is OFF and, by default, at turn-on, the consumer path is closed in order to power the system when the battery is fully depleted.

Note: **TCPP03-M20** does not allow Q1 and Q2 closed at the same time to avoid any provider and consumer connection.

Voltage presence on the provider and consumer path is indicated by a LED (D7 blue on the provider path and D6 red on the consumer path). These LEDs does not indicate the N-MOSFET state. For example, source LED D5 can be ON indicating voltage presence on the provider path but Q2 can be OFF without connection of the provider path on V_{BUS} .

You can access the consumer path and provider path thanks to CN2 and CN3 screw connectors. Additional protections (transient or free wheel diode) can be added on D9 and D10 footprints compatible with the ESDAP series (from **ESDA7P120-1U1M** to **ESDA25P35-1U1M**).

Inrush current is managed by the **TCPP03-M20** gate driver charge pump output current associated to **STL40DN3LLH5** drain to gate MOSFET capacitance (also called Miller capacitance or reverse transfer capacitance). This association avoids any potential parasitic OCP triggering due to inrush current generated by $c_{SnkBulk}$ (between 1 μF and 10 μF) as defined by the USB power delivery standard.

When another MOSFET reference is used, C7 and C8 external capacitors can be associated to other MOS references to avoid an OCP trigger due to inrush current, if the drain-to-gate capacitance is too low. The effective drain to gate capacitance including C7 and C8 must be higher than 20 pF.

When a higher $c_{SnkBulk}$ capacitance is used, Q1 or Q2 must be closed slower and the C7 or C8 capacitor must be mounted and selected with 100 pF to every additional 10 μF on the $c_{SnkBulk}$ terminal.

You can use several Q1 and Q2 MOSFET references with various tradeoffs on the key parameters: the size for the PCB surface, $R_{DS(on)}$ for the static drain-source on-resistance insertion losses and V_{DS} for the maximum drain-source voltage when the surge is clamped by the TVS diode (D1).

The dual Q1 MOSFET (back-to-back configuration) is required if the voltage is maintained on the consumer path when there is no V_{BUS} voltage.

The dual Q2 MOSFET (back-to-back configuration) is mandatory on the provider path to avoid V_{BUS} leakage on the provider path when sinking.

Table 1. N-MOSFET performance tradeoff

Order code	N-MOSFET	Package		$R_{DS(on)}$ typ.	V_{DS} max.
STL6N3LLH6	Single	PowerFLAT 2x2	Single island	32 m Ω	30 V
STL11N3LLH6	Single	PowerFLAT 3.3x3.3	Single island	8.4 m Ω	30 V
STL260N4LF7	Single	PowerFLAT 5x6	Single island	1.2 m Ω	40 V
STL40DN3LLH5	Dual	PowerFLAT 5x6	Dual island	20 m Ω	30 V
STL105DN4LF7AG	Dual	PowerFLAT 5x6	Dual island	5.3 m Ω	40 V

1.9 V_{BUS} and CC lines over-current protection

R5 terminal voltage (voltage between TCPP03-M20 and ISENSE) is used for TCPP03-M20 overcurrent protection on V_{BUS} . When this voltage is higher than 0.042 V, OCP turns on and the consumer and provider paths are opened.

Table 2. V_{BUS} currents according to shunt resistor

Max. nominal current	OCP threshold	Shunt resistor R5
0.5 A	0.9 A	47 m Ω
1.5 A	1.9 A	22 m Ω
3.0 A	4.2 A	10 m Ω
5.0 A	6.0 A	7 m Ω (default value)

TCPP03-M20 protects CC1 and CC2 lines against overcurrent (OCP on CC turn-on at 47 mA), in case of overcurrent when V_{CONN} is used.

When overcurrent fault is detected:

- FLGN falls
- Register 2 is updated
- Recovery word is mandatory to get back to operational system. Recovery words are:
 - 0x18 written on I²C register 0 to return to normal mode
 - 0x28 written on I²C register 0 to return to low power mode
 - 0x08 written on I²C register 0 to return to hibernate mode

The recovery word erases the error register (register 2) but does not connect consumer or the provider path to V_{BUS} nor V_{CONN} : the corresponding bits must be written to close switch(es) on an additional step.

1.10 V_{BUS} and CC lines overvoltage protection


TCPP03-M20 V_{BUS} overvoltage protection (OVP) threshold is set by a resistive bridge connected to the TCPP03-M20 (U1) VSENSE pin. When the voltage on VSENSE pin is above 1.16 V, V_{BUS} , OVP turns on, the consumer and provider paths are opened and register 2 is updated.

On the X-NUCLEO-DRP1M1 expansion board, the resistor connected to V_{BUS} (R6) is set to 10 k Ω . OVP threshold can be adjusted thanks to the resistor connected to GND. R13 to R17 resistors can be selected with R0, SH2, SH3, SH4 and SH5.

R0, selected by default, sets the OVP threshold to 22 V. To select another threshold value, R0 must be removed and the solder bridge that corresponds to the selected voltage must be filled.

When a defective power source plugged onto the Type-C™ connector produces a voltage higher than the selected OVP threshold, the TCPP03-M20 OVP mechanism controls the external MOSFET and opens the V_{BUS} line.

Figure 10. V_{BUS} OVP setting resistors



TCPP03-M20 protects CC1 and CC2 lines against overvoltage (OVP on CC turn-on at 5.75 V).

When a defective cable is unplugged from the Type-C™ connector with a voltage higher than 5 V can produce a V_{BUS} short to CC lines (adjacent lines) and apply a voltage higher than the one specified by STM32 ARM on CC line (FT IO). The TCPP03-M20 OVP on CC lines protects the STM32 as well.


1.11 LDO

ST715PU33R (U2) is a 3.3 V high input voltage LDO. It is supplied by two input voltages: provider path and consumer path. BAT54KFILM diodes (D4 and D5) select the highest available voltage and block the other voltage.

To supply the system through LDO output, JP1 must be closed with:

- jumper between 1 – 2 to connect 3.3 V output voltage to the system 3.3 V
- jumper between 3 – 4 to force STM32 NRST pin to 3.3 V (otherwise it would be HZ with potential parasitic reset)

D8 LED signals the 3.3 V presence on X-NUCLEO-DRP1M1.

Figure 11. LDO configuration



1.12 TCPP03-M20

3.3 V is connected to **TCPP03-M20** V_{CC}/V_{CONN} pin. It supplies the IC and provides the input voltage for V_{CONN} . According to the USB-PD standard, V_{CONN} voltage can be between 3.0 and 5.5 V. V_{CC}/V_{CONN} is compatible with this voltage range.

All **TCPP03-M20** I/Os connected to the STM32 are 3.3 V and 1.8 V compliant (FLGn, ENABLE, IANA, SDA, SLC), except CC1 and CC2 I/O in which they are in accordance with USB-PD standard voltages. I2C_ADD is also 3.3 V and 1.8 V compliant.

TCPP03-M20 ENABLE pin is connected to the STM32 GPIO but it can also be connected directly to 3.3 V through R29 resistor.

CBIAS pin (C3) is the **TCPP03-M20** ESD capacitor. Its value must be 100 nF or higher and 50 V rated to limit voltage de-rating.

Figure 12. TCPP03-M20


2 STM32 resources

STM32 resources provided to **TCPP03-M20** are 1.8 V and 3.3 V compatible. This allows using 1.8 V STM32 by a slight change on the voltage divider bridge connected to ADC (R2, R4 and R9 resistors decreased to 20 k Ω , obtaining a divider ratio of 11).

Some resources are needed on the STM32 to start a USB Power Delivery dual role port (DRP):

- UCPD peripheral to manage USB Power Delivery protocol
- I²C bus that can be shared with other slaves
- ADC to get the V_{BUS} voltage image

To optimize power consumption on battery powered systems, two additional GPIO can be used:

- when attaching the cable, **TCPP03-M20** needs to be switched from hibernate mode (Sink only) or low power mode (Sink to Source toggling) to normal mode. Wake-up GPIO connected to **TCPP03-M20** FLGn pin triggers STM32 to activate useful resources, fully enabling **TCPP03-M20**. If not used, leave FLGn pin unconnected
- **TCPP03-M20** ENABLE pin supplies the I²C interface. It consumes current for I²C requests not addressed to **TCPP03-M20** (dynamic current consumption). In hibernate mode, this current consumption can be disabled by setting the ENABLE pin to 0. If not used, leave the ENABLE pin connected to 3.3 V or 1.8 V.

Other resources are:

- USB 2.0 peripheral
- ADC to get consumer and provider path voltages as well as current on V_{BUS} images

Table 3. X-NUCLEO-DRP1M1 - STM32 resources

STM32 resource	USB-PD minimal resources	USB-PD low power resources	Additional features	X-NUCLEO-DRP1M1 associated connection
UCPD CC1	X			USB-PD CC
UCPD CC2	X			USB-PD CC
I2C SCL	X			I ² C bus clock
I2C SDA	X			I ² C bus data
GPIO Flgn		X		STM32 wake up GPIO
ADC Vbusc	X			V _{BUS} voltage info
ADC Provider			X	Provider path voltage info
ADC Consumer			X	Consumer path voltage info
ADC Isense			X	Current on V _{BUS} for PPS
GPIO ENABLE		X		V _{DD} via GPIO for low power
USB D+			X	USB 2.0 data line
USB D-			X	USB 2.0 data line

3 Demo application setup

The X-NUCLEO-DRP1M1 expansion board flexibility allows demonstrating the TCPP03-M20 protection features and capabilities with a wide range of STM32 Nucleo development boards with UCPD peripheral on the STM32 MCU.

The X-CUBE-TCPP companion software package contains dedicated application examples for the STM32 Nucleo featuring USB Type-C™ and Power Delivery management (NUCLEO-G071RB, NUCLEO-G474RE and NUCLEO-G0B1RE).

3.1 STM32G474RE application example overview

This application example shows how to start battery-powered DRP applications with TCPP03-M20 and STM32G474RE using X-NUCLEO-DRP1M1 expansion board stacked on a NUCLEO-G474RE development board.

There are two modes:

1. Programming mode:
 - STM32G474RE is powered by ST-LINK
 - STM32G474RE power supply is always present as ST-LINK power line is connected
2. System validation:
 - STM32G474RE is powered by:
 - the battery (5 V voltage power supply)
 - or
 - the Type-C™ connector (USB Type-C™ wall charger)

When the battery is empty and no source is attached to the Type-C™ connector, the STM32G474RE is not powered:


- STM32G474RE cannot be programmed as ST-LINK does not supply the system
- STM32CubeMonUCPD is still working when the ST-LINK is connected

These two modes cannot be merged as the STM32 NRST pin is managed by 3.3 V coming from ST-LINK. If ST-LINK is not powered, STM32 NRST pin becomes HZ and might generate parasitic resets.

Figure 13. Power path of X-NUCLEO-DRP1M1 stacked on top NUCLEO-G474RE

Power path:

- Consumer (yellow dotted lines)
- Provider (green dotted lines)
- STM32G474RE powered by ST-LINK (light grey line)
- STM32G474RE powered by the system (pink line)



3.2 Programming/debugging example for STM32G474RE

3.2.1 Hardware configuration

Step 1. Add no jumper on the X-NUCLEO-DRP1M1 expansion board.

Step 2. On the NUCLEO-G474RE, add:

- 5V_STLINK jumper on JP5 to select 5 V from ST-LINK USB as power source for STM32G474RE
- 1-2 jumper on JP8 to select 5 V as reference voltage initiator

Step 3. Connect a USB type A to micro-USB cable to the NUCLEO-G474RE development board.

3.2.2 Software programming/monitoring

Step 1. Drag and drop G4_DRP1M1_DRP.bin to the NUCLEO-G474RE node (or use an IDE for programming).

Step 2. Monitor with STM32CubeMonUCPD.

3.2.3 Applicative use cases

1. Battery working (5 V source connected on the Source connector) and Sink device connected to the Type-C™ connector:
 - Sink device can be a smartphone, USB key, hardware drive, accessory, etc.
 - Sink device is being supplied and STM32CubeMonUCPD indicates 5 V and the associated current
 - 3.3 V LED on, Source LED on
2. Battery working (5 V source connected on the Source connector) and Source device connected to the Type-C™ connector:
 - Source device (for example, a wall adapter) presents its highest voltage available on the Source indicated by STM32CubeMonUCPD
 - 3.3 V LED on, Source LED on, Sink LED on
3. Battery empty (no source connected to the Source connector) and no Source device is connected to the Type-C™ connector:
 - ST-LINK used to program STM32G474RE powers the MCU continuously
 - 3.3 V LED on, while it should be off
4. Battery empty (no source connected on the Source connector) and a Source device is connected to the Type-C™ connector:
 - Source device (for example, a wall adapter) presents its highest voltage available on the Source indicated by STM32CubeMonUCPD
 - 3.3 V LED on, Source LED off, Sink LED on

3.3 STM33G474RE system validation

3.3.1 Hardware configuration

Step 1. On the X-NUCLEO-DRP1M1, add two jumpers on JP1:

LDO OUT 3.3 V and NRS 3.3 V to power STM32G474RE with 3.3 V LDO output.

Step 2. On the NUCLEO-G474RE add:

- no jumper on JP5
- 2-3 jumper to JP8 to select 3.3 V as reference voltage initiator

Step 3. Connect a USB type A to micro-USB cable to the NUCLEO-G474RE development board.

3.3.2 Software configuration

Step 1. Monitor with STM32CubeMonUCPD.

3.3.3 Applicative use cases

1. Battery working (5 V source connected on the Source connector) and Sink device connected to the Type-C™ connector:
 - Sink device can be a smartphone, USB key, hardware drive, accessory, etc.
 - Sink device is being supplied and [STM32CubeMonUCPD](#) indicates 5 V and the associated current
 - 3.3 V LED on, Source LED on
2. Battery working (5 V source connected on the Source connector) and Source device connected to the Type-C™ connector:
 - Source device (for example, a wall adapter) presents its highest voltage available on the Source indicated by [STM32CubeMonUCPD](#)
 - 3.3 V LED on, Source LED on, Sink LED on
3. Battery empty (no source connected to the Source connector) and no Source device is connected to the Type-C™ connector:
 - all LEDs are off
4. Battery empty (no source connected on the Source connector) and a Source device is connected to the Type-C™ connector:
 - Source device (for example, a wall adapter) presents its highest voltage available on the Source indicated by [STM32CubeMonUCPD](#)
 - 3.3 V LED on, Sink LED on

4 Schematic diagrams

Figure 14. X-NUCLEO-DRP1M1 schematic diagram (1 of 3)




Figure 15. X-NUCLEO-DRP1M1 schematic diagram (2 of 3)






Figure 16. X-NUCLEO-DRP1M1 schematic diagram (3 of 3)



5 Bill of materials

Table 4. X-NUCLEO-DRP1M1 bill of materials

Item	Q.ty	Ref.	Part/Value	Description	Manufacturer	Order code
1	1	U1	TCPPO3-M20, QFN20 4.0x4.0	Type-C™ Port Protection DRP	ST	TCPPO3-M20
2	1	U3	ECMF02-2AMX6, DFN6 1.7x1.5	Common mode filter with ESD protection	ST	ECMF02-2AMX6
3	1	D1	ESDA25P35-1U1 M, DFN 1.6x1.0, 25 V	TVS 25 V 35 A	ST	ESDA25P35-1U1M
4	2	Q1, Q2	STL40DN3LLH5, PowerFLAT 5.0x6.0 double island, 30 V	Dual N-MOS 30 V 40 A	ST	STL40DN3LLH5
5	1	U2	ST715PU33R, DFN8 3.0x3.0, 24 V	LDO 24 V – 4 V to 3.3 V - 2 W	ST	ST715PU33R
6	2	D4, D5	BAT54KFILM, SOD523, 40 V	Small signal Schottky diodes 300 mA 40 V	ST	BAT54KFILM
7	1	CN1	USB_TypeC_Rec eptacle	Type-C™ connector	Würth Electronics Inc.	632723300011
8	2	CN2, CN3	2.54 2 pos. screw connector	Through-Hole 2x1 2.54 mm pitch screw connector	Phoenix Contact	1725656
9	1	CN4	2.54 2x4 jumper, 2.54mm 2x4	2x4 2.54 mm male connector	Würth Electronics Inc.	61300821121
10	1	JP1	2.54 2x2 jumper, 2.54 2x4	2x2 2.54 mm male connector	Würth Electronics Inc.	61300421121
11	1	CN5	Arduino UNO 10 pins, 2.54 10	Arduino connector	Würth Electronics Inc.	61301011821
12	2	CN6, CN9	Arduino UNO 8 pins, 2.54 8	Arduino connectors	Würth Electronics Inc.	61300811821
13	1	CN8	Arduino UNO 6 pins, 2.54 6	Arduino connector	Würth Electronics Inc.	61300611821
14	2	CN7,CN10	Strip 19x2p 2.54	Morpho connectors	SAMTEC	ESQ-119-24-T-D
15	1	D6	SMD 0603	Red LED	Würth Electronics Inc.	150060SS75020
16	1	D7	SMD 0603	Blue LED	Würth Electronics Inc.	150060BS75000
17	1	D8	SMD 0603	Green LED	Würth Electronics Inc.	150060GS75020
18	2	C1 C2	330pF, 0402, 50 V, ±10%	MLCC 0402 X7R 50VDC	Würth Electronics Inc.	885012205058
19	1	C3	100nF, 0402, 50 V, ±20%	MLCC 0402 X7R 50VDC	TDK	C1005X7R1H104M05 0BB
20	1	C5	100nF, 0402, 25 V, ±10%	MLCC 0402 X7R 25VDC	Würth Electronics Inc.	885012205085
21	1	C6	5470nF, 0402, 5 V, ±1%	MLCC 0402 X5C 6VDC	Würth Electronics Inc.	885012105004

Item	Q.ty	Ref.	Part/Value	Description	Manufacturer	Order code
22	1	R5	0.007, 1206, ±1%	Resistor	Panasonic	ERJMP2MF7M0U
23	3	R1, R3, R8	200 k, 0402, 1/16 W, ±1%	Resistors	Any	Any
24	3	R2, R4, R9	40.2 k, 0402, 1/16 W, ±%	Resistors	Any	Any
25	1	R6	10 k, 0402, 1/16 W, ±1%	Resistor	Any	Any
26	3	R11, R12, R23, R28	1 K, 0402, 1/16 W, ±1%	Resistors	Any	Any
27	1	R13	560, 0402, 1/16 W, ±1%	Resistor	Any	Any
28	1	R14	732, 0402, 1/16 W, ±1%	Resistor	Any	Any
29	1	R15	976, 0402, 1/16 W, ±1%	Resistor	Any	Any
30	1	R16	1.3k, 0402, 1/16 W, ±1%	Resistor	Any	Any
31	1	R17	2.4 k, 0402, 1/16 W, ±1%	Resistor	Any	Any
32	2	R21, R22	3.9 k, 0402, 1/16 W, ±1%	Resistors	Any	Any
34	1	R10	47 k, 0402, 1/16 W, ±1%	Resistor	Any	Any
33	8	R0, R19, R20, R24, R25, R26, R27, R30 R31	0402	Resistors	Any	Any
34	1	C13	2.2 µF, 0603	MLCC 0603 X5R 50VDV	Any	Any

Revision history

Table 5. Document revision history

Date	Revision	Changes
28-Jun-2021	1	Initial release.
01-Feb-2022	2	Updated Section 1.8 Consumer and provider path.
18-Feb-2022	3	Updated introduction.
12-May-2022	4	Updated Section 1.1 Overview .

Contents

1	Getting started	2
1.1	Overview	2
1.2	Hardware architecture	3
1.3	Type-C™ connector	5
1.4	USB 2.0 data path and configuration settings	6
1.5	ST morpho and Arduino V3 connectors	7
1.6	I ² C bus	8
1.7	Voltage/current analog sense connection to STM32 ADC	8
1.8	Consumer and provider path	8
1.9	V _{BUS} and CC lines over-current protection	10
1.10	V _{BUS} and CC lines overvoltage protection	10
1.11	LDO	11
1.12	TCPPO3-M20	12
2	STM32 resources	13
3	Demo application setup	14
3.1	STM32G474RE application example overview	14
3.2	Programming/debugging example for STM32G474RE	15
3.2.1	Hardware configuration	15
3.2.2	Software programming/monitoring	15
3.2.3	Applicative use cases	15
3.3	STM33G474RE system validation	15
3.3.1	Hardware configuration	15
3.3.2	Software configuration	15
3.3.3	Applicative use cases	16
4	Schematic diagrams	17
5	Bill of materials	20
	Revision history	22
	List of tables	24
	List of figures	25

List of tables

Table 1.	N-MOSFET performance tradeoff.	10
Table 2.	V_{BUS} currents according to shunt resistor	10
Table 3.	X-NUCLEO-DRP1M1 - STM32 resources	13
Table 4.	X-NUCLEO-DRP1M1 bill of materials	20
Table 5.	Document revision history	22

List of figures

Figure 1.	X-NUCLEO-DRP1M1 expansion board	1
Figure 2.	X-NUCLEO-DRP1M1 board on top of STM32 Nucleo development board block diagram (full lines identify Type-C™ connector connections/dotted lines identify internal connections)	3
Figure 3.	X-NUCLEO-DRP1M1 main functional blocks (top view)	4
Figure 4.	X-NUCLEO-DRP1M1 main functional blocks (bottom view)	5
Figure 5.	Type-C™ receptacle (CN1) and ESDA25P35-1U1M TVS diode (D1)	6
Figure 6.	USB2.0 data lines protection ECMF02-2AMX6 (U3) and resistor setup	7
Figure 7.	ST morpho and Arduino V3 connectors	7
Figure 8.	V _{BUS} voltage sense for STM32 ADC	8
Figure 9.	Consumer and provider path	9
Figure 10.	V _{BUS} OVP setting resistors	11
Figure 11.	LDO configuration	12
Figure 12.	TCPPO3-M20	12
Figure 13.	Power path of X-NUCLEO-DRP1M1 stacked on top NUCLEO-G474RE	14
Figure 14.	X-NUCLEO-DRP1M1 schematic diagram (1 of 3)	17
Figure 15.	X-NUCLEO-DRP1M1 schematic diagram (2 of 3)	18
Figure 16.	X-NUCLEO-DRP1M1 schematic diagram (3 of 3)	19

IMPORTANT NOTICE – READ CAREFULLY

STMicroelectronics NV and its subsidiaries (“ST”) reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST’s terms and conditions of sale in place at the time of order acknowledgment.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of purchasers’ products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, refer to www.st.com/trademarks. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2022 STMicroelectronics – All rights reserved