













Block Diagram

Title: Aller	Revision: V2	Numato Systems Pvt Ltd	
Size: A3	Project: Aller.PrjPcb		
Date: 15-05-2019	Time: 15:34:33	Sheet 1 of 8	
File: BlockDiagram.SchDoc			




DDR3




Title: Aller	Revision: V2	Numato Systems Pvt Ltd	
Size: A3	Project: Aller.PrgPcb		
Date: 15-05-2019	Time: 15:34:33	Sheet 2 of 9	
File: DDR3.SchDoc			



FPGA Configuration




XC7A25T and XC7A30T do not have bank 13.
Only XC7A10T have bank 13.




FLASH AND TPM BANKS


U2F



U2G




U2H



FPGA DDR3 and M.2 Banks





Title: Aller	Revision: V2	Numato Systems Pvt Ltd	
Size: A3 Project: Aller.PriPcb	Date: 15-05-2019 Time: 15:34:34 Sheet 5 of 9		



FPGA POWER


Title: Aller	Revision: V2	Numato Systems Pvt Ltd
Size: A3	Project: Aller.PrgPcb	
Date: 15-05-2019	Time: 15:34:34	
File: FPGA_D.SchDoc	Sheet 6 of 9	






M.2 and TPM


3V3 TO 1V8






3V3 TO 1V0



3V3 TO 1V5



3V3 TO 1V2



POWER SUPPLY

Title: Aller	Revision: V2	Numato Systems Pvt Ltd
Size: A3	Project: Aller.PrjPcb	
Date: 15-05-2019	Time: 15:34:34	
File: PowerSupply.SchDoc	Sheet 9 of 9	

